- 您现在的位置：买卖IC网 > PDF目录8746 > MC100LVEP111FAG (ON Semiconductor)IC CLK BUFF MUX 2:10 3GHZ 32LQFP PDF资料下载
参数资料
| 型号： | MC100LVEP111FAG |
| 厂商： | ON Semiconductor |
| 文件页数： | 1/13页 |
| 文件大小： | 0K |
| 描述： | IC CLK BUFF MUX 2:10 3GHZ 32LQFP |
| 标准包装： | 250 |
| 系列： | 100LVEP |
| 类型： | 扇出缓冲器（分配），多路复用器 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:10 |
| 差分 - 输入:输出： | 是/是 |
| 输入： | ECL，HSTL，LVDS，PECL |
| 输出： | ECL，PECL |
| 频率 - 最大： | 3GHz |
| 电源电压： | 2.375 V ~ 3.8 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-LQFP |
| 供应商设备封装： | 32-LQFP（7x7） |
| 包装： | 托盘 |
| 产品目录页面： | 1119 (CN2011-ZH PDF) |
| 其它名称： | MC100LVEP111FAGOS |
Semiconductor Components Industries, LLC, 2012
October, 2012 Rev. 20
1
Publication Order Number:
MC100LVEP111/D
MC100LVEP111
2.5V / 3.3V 1:10 Differential
ECL/PECL/HSTL Clock Driver
Description
The MC100LVEP111 is a low skew 1to10 differential driver,
designed with clock distribution in mind, accepting two clock sources into
an input multiplexer. The PECL input signals can be either differential or
singleended (if the VBB output is used). HSTL inputs can be used when
the LVEP111 is operating under PECL conditions.
The LVEP111 specifically guarantees low outputtooutput skew.
Optimal design, layout, and processing minimize skew within a device and
from device to device.
To ensure tightest skew, both sides of differential outputs identically
terminate into 50
W even if only one output is being used. If an output
pair is unused, both outputs may be left open (unterminated) without
affecting skew.
The MC100LVEP111, as with most other ECL devices, can be
operated from a positive VCC supply in PECL mode. This allows the
LVEP111 to be used for high performance clock distribution in +3.3 V or
+2.5 V systems. Singleended CLK input operation is limited to a VCC ≥
3.0 V in PECL mode, or VEE v 3.0 V in NECL mode when using VBB
(See Figure 11). Full operating range is available when using an external
voltage reference (See Figure 10). Designers can take advantage of the
LVEP111’s performance to distribute low skew clocks across the
backplane or the board.
Features
85 ps Typical DevicetoDevice Skew
20 ps Typical OutputtoOutput Skew
Jitter Less than 1 ps RMS
Maximum Frequency > 3 GHz Typical
VBB Output
430 ps Typical Propagation Delay
The 100 Series Contains Temperature Compensation
PECL and HSTL Mode Operating Range: VCC = 2.375 V to 3.8 V
with VEE = 0 V
NECL Mode Operating Range: VCC = 0 V
with VEE = 2.375 V to 3.8 V
Open Input Default State
LVDS Input Compatible
Fully Compatible with MC100EP111
PbFree Packages are Available
32
1
LQFP32
FA SUFFIX
CASE 873A
MARKING
DIAGRAMS*
MC100
AWLYYWWG
LVEP111
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 10 of this data sheet.
ORDERING INFORMATION
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
G or G = PbFree Package
QFN32
MN SUFFIX
CASE 488AM
32
1
MC100
LVEP111
AWLYYWW
G
1
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2621CDD-1#TRPBF | IC DAC 12BIT SGL R-R VOUT 10DFN |
| NB6L611MNG | IC CLOCK BUFFER 1:2 4GHZ 16-QFN |
| LTC2621CDD#TRPBF | IC DAC 12BIT SGL R-R VOUT 10DFN |
| VI-21V-MW-F4 | CONVERTER MOD DC/DC 5.8V 100W |
| NB6N14SMNG | IC CLK BUFFER TRANSLA 1:4 16-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100LVEP111FAG | 制造商:ON Semiconductor 功能描述:CLOCK GENERATOR / DISTRIBUTOR LOGIC IC |
| MC100LVEP111FAR2 | 功能描述:时钟驱动器及分配 2.5V/3.3V 1:10 Diff RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| MC100LVEP111FAR2G | 制造商:ON Semiconductor 功能描述: |
| MC100LVEP111FARG | 功能描述:时钟驱动器及分配 2.5V/3.3V 1:10 Diff ECL/PECL/HST Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| MC100LVEP111MNG | 功能描述:时钟驱动器及分配 BBG ECL CLOCK DIST CHIP RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。