参数资料
| 型号： | MC10E445FNR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 13/13页 |
| 文件大小： | 0K |
| 描述： | IC CONV 4BIT SER/PAR ECL 28-PLCC |
| 产品变化通告： | Dimensional change 21/Oct/2008 Product Discontinuation 27/Jan/2012 |
| 标准包装： | 500 |
| 系列： | 10E |
| 类型： | 串行至并行/并行至串行转换器 |
| 电源电压： | 4.2 V ~ 5.7 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC（11.51x11.51） |
| 包装： | 带卷 (TR) |
MC10E445, MC100E445
http://onsemi.com
9
APPLICATIONS INFORMATION
The MC10E/100E445 is an integrated 1:4 serial to parallel
converter. The chip is designed to work with the E446 device
to provide both transmission and receiving of a high speed
serial data path. The E445, can convert up to a 2.0 Gb/s NRZ
data stream into 4-bit parallel data. The device also provides
a divide by four clock output to be used to synchronize the
parallel data with the rest of the system.
The E445 features multiplexed dual serial inputs to
provide test loop capability when used in conjunction with
the E446. Figure 5 illustrates the loop test architecture. The
architecture allows for the electrical testing of the link
without requiring actual transmission over the serial data
path medium. The SINA serial input of the E445 has an extra
buffer delay and thus should be used as the loop back serial
input.
SINB
SINA
SOUT
PARALLEL
DATA
PARALLEL
DATA
TO SERIAL
MEDIUM
FROM
SERIAL
MEDIUM
Figure 5. Loopback Test Architecture
The E445 features a differential serial output and a divide
by 8 clock output to facilitate the cascading of two devices
to build a 1:8 demultiplexer. Figure 6 illustrates the
architecture for a 1:8 demultiplexer using two E445’s; the
timing diagram for this configuration can be found on the
following page. Notice the serial outputs (SOUT) of the
lower order converter feed the serial inputs of the the higher
order device. This feed through of the serial inputs bounds
the upper end of the frequency of operation. The clock to
serial output propagation delay plus the setup time of the
serial input pins must fit into a single clock period for the
cascade architecture to function properly. Using the worst
case values for these two parameters from the data sheet,
TPD CLK to SOUT = 1150 ps and tS for SIN = 100 ps,
yields a minimum period of 1050 ps or a clock frequency of
950 MHz.
The clock frequency is significantly lower than that of a
single converter, to increase this frequency some games can
be played with the clock input of the higher order E445. By
delaying the clock feeding the second E445 relative to the
clock of the first E445 the frequency of operation can be
increased. The delay between the two clocks can be
increased until the minimum delay of clock to serial out
would potentially cause a serial bit to be swallowed
(Figure 7).
Q3
Q7
Q2
Q6
Q1
Q5
Q0
Q4
SIN
SOUT
E445a
Q3
Q2
Q1
Q0
SIN
E445b
CLOCK
SERIAL
INPUT
DATA
PARALLEL OUTPUT DATA
800 ps
1150 ps
100ps
CLOCK
Tpd CLK
to SOUT
Figure 6. Cascaded 1:8 Converter Architecture
With a minimum delay of 800 ps on this output the clock
for the lower order E445 cannot be delayed more than 800 ps
relative to the clock of the first E445 without potentially
missing a bit of information. Because the setup time on the
serial input pin is negative coincident excursions on the data
and clock inputs of the E445 will result in correct operation.
Figure 7. Cascade Frequency Limitation
800 ps
1150 ps
CLOCK B
Tpd CLK
to SOUT
CLOCK A
Perhaps the easiest way to delay the second clock relative
to the first is to take advantage of the differential clock inputs
of the E445. By connecting the clock for the second E445 to
the complementary clock input pin the device will clock a
half a clock period after the first E445 (Figure 8). Utilizing
this simple technique will raise the potential conversion
frequency up to 1.4 GHz. The divide by eight clock of the
second E445 should be used to synchronize the parallel data
to the rest of the system as the parallel data of the two E445’s
will no longer be synchronized. This skew problem between
the outputs can be worked around as the parallel information
will be static for eight more clock pulses.
相关PDF资料 |
PDF描述 |
|---|---|
| MC10E446FNR2 | IC CONV 4BIT SER/PAR ECL 28-PLCC |
| MC10EL89DTR2 | IC DRIVER COAX CBL 5V ECL 8TSSOP |
| MC10EP446FA | IC CONV 8BIT SER/PAR ECL 32LQFP |
| MC10EP89DR2 | IC DRIVER COAX CBL 5V ECL 8-SOIC |
| MC10H115MG | IC LINE RCVR QUAD ECL 16-SOEIAJ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC10E446FN | 功能描述:计数器移位寄存器 5V ECL 4-Bit Serial RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| MC10E446FNG | 功能描述:计数器移位寄存器 5V ECL 4-Bit Serial to Parallell CNVRTR RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| MC10E446FNR2 | 功能描述:计数器移位寄存器 5V ECL 4-Bit Serial RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| MC10E446FNR2G | 功能描述:计数器移位寄存器 5V ECL 4-Bit Serial to Parallell CNVRTR RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| MC10E451FN | 功能描述:触发器 5V ECL 6-Bit D RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。