- 您现在的位置：买卖IC网 > PDF目录39592 > MC12429FNR2 (MOTOROLA INC) 400 MHz, OTHER CLOCK GENERATOR, PQCC28 PDF资料下载
参数资料
| 型号： | MC12429FNR2 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 400 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| 封装： | PLASTIC, LCC-28 |
| 文件页数： | 1/9页 |
| 文件大小： | 131K |
| 代理商： | MC12429FNR2 |
4
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MC12429/D
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
370
High Frequency Clock
Synthesizer
The MC12429 is a general purpose synthesized clock source. Its inter-
nal VCO will operate over a range of frequencies from 200 to 400MHz.
The differential PECL output can be configured to be the VCO frequency
divided by 1, 2, 4, or 8. With the output configured to divide the VCO
frequency by 1, and with a 16.000MHz external quartz crystal used to
provide the reference frequency, the output frequency can be specified in
1MHz steps. The PLL loop filter is fully integrated so that no external
components are required. The output frequency is configured using a
parallel or serial interface.
25 to 400MHz Differential PECL Outputs
±25 ps Peak–to–Peak Output Jitter
Fully Integrated Phase–Locked Loop
Minimal Frequency Over–Shoot
Synthesized Architecture
Serial 3–Wire Interface
Parallel Interface for Power–Up
Quartz Crystal Interface
28–Lead PLCC and 32–Lead LQFP Packages
Operates from 3.3V or 5.0V Power Supply
Functional Description
The internal oscillator uses the external quartz crystal as the basis of
its frequency reference. The output of the reference oscillator is divided
by 16 before being sent to the phase detector. With a 16MHz crystal, this
provides a reference frequency of 1MHz. Although this data sheet illus-
trates functionality only for a 16MHz crystal, any crystal in the 10–25MHz
range can be used.
The VCO within the PLL operates over a range of 200 to 400MHz. Its output is scaled by a divider that is configured by either
the serial or parallel interfaces. The output of this loop divider is also applied to the phase detector.
The phase detector and loop filter attempt to force the VCO output frequency to be M times the reference frequency by
adjusting the VCO control voltage. Note that for some values of M (either too high or too low) the PLL will not achieve loop lock.
The output of the VCO is also passed through an output divider before being sent to the PECL output driver. This output divider
(N divider) is configured through either the serial or the parallel interfaces, and can provide one of four division ratios (1, 2, 4, or
8). This divider extends performance of the part while providing a 50% duty cycle.
The output driver is driven differentially from the output divider, and is capable of driving a pair of transmission lines terminated
in 50
to VCC – 2.0V. The positive reference for the output driver and the internal logic is separated from the power supply for the
phase–locked loop to minimize noise induced jitter.
The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0]
inputs to configure the internal counters. Normally, on system reset, the P_LOAD input is held LOW until sometime after power
becomes valid. On the LOW–to–HIGH transition of P_LOAD, the parallel inputs are captured. The parallel interface has priority
over the serial interface. Internal pullup resistors are provided on the M[8:0] and N[1:0] inputs to reduce component count in the
application of the chip.
The serial interface centers on a fourteen bit shift register. The shift register shifts once per rising edge of the S_CLOCK input.
The serial input S_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. The
configuration latches will capture the value of the shift register on the HIGH–to–LOW edge of the S_LOAD input. See the
programming section for more information.
The TEST output reflects various internal node values, and is controlled by the T[2:0] bits in the serial data stream. See the
programming section for more information.
Rev 7
MC12429
HIGH FREQUENCY PLL
CLOCK SYNTHESIZER
FN SUFFIX
28–LEAD PLCC PACKAGE
CASE 776
FA SUFFIX
32–LEAD LQFP PACKAGE
CASE 873A
See Upgrade Product – MPC9229
相关PDF资料 |
PDF描述 |
|---|---|
| MC143150B2FU | 1 CHANNEL(S), 1.25M bps, LOCAL AREA NETWORK CONTROLLER, PQFP64 |
| MC146805E3Z | MICROCONTROLLER, CQCC40 |
| MC146805E3P | 8-BIT, MICROCONTROLLER, PDIP40 |
| MC146805E3CL | 8-BIT, MICROCONTROLLER, CDIP40 |
| MC209RLRP | VHF BAND, 29 pF, 30 V, SILICON, VARIABLE CAPACITANCE DIODE, TO-92 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC12430FA | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HIGH FREQUENCY PLL CLOCK GENERATOR |
| MC12430FN | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HIGH FREQUENCY PLL CLOCK GENERATOR |
| MC12439 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HIGH FREQUENCY PLL CLOCK GENERATOR |
| MC12439FN | 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:MISCELLANEOUS CLOCK GENERATOR, 28 Pin, Plastic, PLCC |
| MC1243F | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。