- 您现在的位置：买卖IC网 > PDF目录80347 > MC12429FNR2 (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, OTHER CLOCK GENERATOR, PQCC28 PDF资料下载
参数资料
| 型号： | MC12429FNR2 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 400 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| 封装： | PLASTIC, LCC-28 |
| 文件页数： | 3/9页 |
| 文件大小： | 131K |
| 代理商： | MC12429FNR2 |
4
MC12429
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
372
PIN DESCRIPTIONS
Pin Name
Function
Inputs
XTAL1, XTAL2
These pins form an oscillator when connected to an external series–resonant crystal.
S_LOAD
(Int. Pulldown)
This pin loads the configuration latches with the contents of the shift registers. The latches will be transparent when this
signal is HIGH, thus the data must be stable on the HIGH–to–LOW transition of S_LOAD for proper operation.
S_DATA
(Int. Pulldown)
This pin acts as the data input to the serial configuration shift registers.
S_CLOCK
(Int. Pulldown)
This pin serves to clock the serial configuration shift registers. Data from S_DATA is sampled on the rising edge.
P_LOAD
(Int. Pullup)
This pin loads the configuration latches with the contents of the parallel inputs .The latches will be transparent when this
signal is LOW, thus the parallel data must be stable on the LOW–to–HIGH transition of P_LOAD for proper operation.
P_LOAD is state sensitive.
M[8:0]
(Int. Pullup)
These pins are used to configure the PLL loop divider. They are sampled on the LOW–to–HIGH transition of P_LOAD. M[8]
is the MSB, M[0] is the LSB.
N[1:0]
(Int. Pullup)
These pins are used to configure the output divider modulus. They are sampled on the LOW–to–HIGH transition of
P_LOAD.
OE
(Int. Pullup)
Active HIGH Output Enable. The Enable is synchronous to eliminate possibility of runt pulse generation on the FOUT output.
Outputs
FOUT, FOUT
These differential positive–referenced ECL signals (PECL) are the output of the synthesizer.
TEST
The function of this output is determined by the serial configuration bits T[2:0].
Power
VCC
This is the positive supply for the internal logic and the output buffer of the chip, and is connected to +3.3V or 5.0V
(VCC = PLL_VCC). Current drain through VCC ≈ 85mA.
PLL_VCC
This is the positive supply for the PLL, and should be as noise–free as possible for low–jitter operation. This supply is
connected to +3.3V or 5.0V (VCC = PLL_VCC). Current drain through PLL_VCC ≈ 15mA.
GND
These pins are the negative supply for the chip and are normally all connected to ground.
相关PDF资料 |
PDF描述 |
|---|---|
| MK74CG117FILF | 100 MHz, OTHER CLOCK GENERATOR, PDSO48 |
| MK1716R-01RLFT | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO28 |
| MK1726-01ALFTR | 32 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK1726-04ASTR | 128 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK3723DLF | 14 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC12430FA | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HIGH FREQUENCY PLL CLOCK GENERATOR |
| MC12430FN | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HIGH FREQUENCY PLL CLOCK GENERATOR |
| MC12439 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HIGH FREQUENCY PLL CLOCK GENERATOR |
| MC12439FN | 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:MISCELLANEOUS CLOCK GENERATOR, 28 Pin, Plastic, PLCC |
| MC1243F | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。