
4
MC12430
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
382
9-BIT SR
2-BIT SR
3-BIT SR
DIV 16
Figure 3. MC12430 Block Diagram (28–Lead PLCC Pinout)
16MHz
S_LOAD
P_LOAD
S_DATA
S_CLOCK
XTAL1
XTAL2
OSC
4
5
PHASE
DETECTOR
28
7
9-BIT DIV M
COUNTER
LATCH
VCO
DIV N
(1, 2, 4, 8)
LATCH
400-800
MHz
FOUT
+3.3 or 5.0V
25
24
23
VCCO
LATCH
TEST
20
+3.3 or 5.0V
PLL_VCC
1MHz
FREF
01
27
26
01
VCC1
+3.3 or 5.0V
M[8:0]
9
8:16
N[1:0]
2
17, 18
21
22, 19
OE
6
FREF_EXT
2
XTAL_SEL
3
DIV 2
200-400
MHz
PROGRAMMING INTERFACE
Programming the device amounts to properly configuring
the internal dividers to produce the desired frequency at the
outputs. The output frequency can by represented by this for-
mula:
FOUT = (FXTAL ÷ 16) x M x 2 ÷ N
(1)
Where FXTAL is the crystal frequency, M is the loop divider
modulus, and N is the output divider modulus. Note that it is
possible to select values of M such that the PLL is unable to
achieve loop lock. To avoid this, always make sure that M is
selected to be 200
≤ M ≤ 400 for any input reference.
Assuming that a 16 MHz reference frequency is used, the
above equation reduces to:
FOUT = 2 x M
÷ N
Substituting the four values for N (1, 2, 4, 8) yields:
Output Frequency Range
N
FOUT
OUTPUT FREQUENCY RANGE
1
2
4
8
2 x M
M
÷ 2
M
÷ 4
400 – 800 MHZ
200 – 400 MHZ
100 – 200 MHZ
50 – 100 MHZ
From these ranges, the user will establish the value of N
required, then the value of M can be calculated based on the
appropriate equation above. For example, if an output frequen-
cy of 131 MHz was desired, the following steps would be taken
to identify the appropriate M and N values. 131MHz falls within
the frequency range set by an N value of 4 so N [1:0] = 01. For
N = 4, FOUT = M
÷ 2 and M = 2 x FOUT. Therefore, M = 131 x 2
= 262, so M[8:0] = 100000110. Following this same procedure,
a user can generate any whole frequency desired between 50
and 800MHz. Note that for N > 2 fractional values of FOUT can
be realized. The size of the programmable frequency steps
(and thus the indicator of the fractional output frequencies
achievable) will be equal to FXTAL
÷ 8 ÷ N.
For input reference frequencies other than 16 MHz, the set
of appropriate equations can be deduced from equation 1. For
computer applications, another useful frequency base would
be 16.666 MHz. From this reference, one can generate a fami-
ly of output frequencies at multiples of the 33.333 MHz PCI
clock. As an example, to generate a 133.333 MHz clock from a
16.666 MHz reference, the following M and N values would be
used:
FOUT = 16.666
÷ 16 x M x 2 ÷ N = 1.04166 x M x 2 ÷ N
Let N = 4, M = 133.3333
÷ 1.04166 x 2 = 256
The value for M falls within the constraints set for PLL stability,
therefore, N[1:0] = 01 and M[8:0] = 10000000. If the value for M
fell outside of the valid range, a different N value would be
selected to try to move M in the appropriate direction.