- 您现在的位置：买卖IC网 > PDF目录371009 > MC13180 (MOTOROLA INC) 2.4 GHz Low Power Wireless Transceiver IC for Bluetooth⑩ Applications PDF资料下载
参数资料
| 型号： | MC13180 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 通信及网络 |
| 英文描述： | 2.4 GHz Low Power Wireless Transceiver IC for Bluetooth⑩ Applications |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQCC48 |
| 封装： | PLASTIC, QFN-48 |
| 文件页数： | 27/58页 |
| 文件大小： | 992K |
| 代理商： | MC13180 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
Functional Description
MOTOROLA
MC13180
Product Preview
27
4.16 Receive Data Path
The MC13180 is placed into the receive mode from the idle mode by asserting the RTXEN pin after
setting the Receive Enable bit (R2/13), clearing the Transmit Enable bit (R2/14), and clearing the Narrow
Bandwidth Enable bit (R2/12) (See Figure 12). The RFDATA pin of the device is configured as an output
as soon as these bit conditions are loaded into the register map. The baseband interface signals used in the
receive mode are shown in Table 14. The interface signal levels are internally translated to/from V
DDINT
to
V
DD
.
To initiate a receive cycle, the user will set the local oscillator frequency of the device in conjunction with
the High/Low Injection Enable bit. Optionally, other address map values may be written or read. During
this “SPI” cycle, the device's RTXEN must be de
-
asserted.
After time T
SUSPI
, the RTXEN pin can be asserted. This initiates a sequence internal to the MC13180
which places it into the receive mode. Serialized, A/D data will appear at the RFDATA pin, framed by the
FS pin, after T
propFS
.
The data represents a 6
-
Bit, 2’s
-
complement digital value and is sampled four times for every data bit.
Once the receive cycle is complete, the RTXEN pin is de
-
asserted and the MC13180 begins an internal
power down sequence.
4.17 Transmit Data Path
The MC13180 is placed into the transmit mode from the idle mode by setting the Transmit Enable bit (R2/
14), setting the Narrow Bandwidth Enable bit (R2/12), and clearing the Receive Enable bit (R2/13) of the
address map, then asserting the RTXEN pin of the device (see Figure 12). The RFDATA pin of the device
is configured as an input as soon as these bit conditions are loaded into the register map. The baseband
interface signals used in the transmit mode are shown in Table 14. The interface signal levels are internally
translated to/from V
DDINT
to V
DD
.
To initiate a transmit cycle, the user will normally set the desired channel frequency and mode bits
mentioned above. Optionally, other address map values may be written or read. During this “SPI” cycle,
the device's RTXEN must be de
-
asserted, ensuring that the device remains in idle mode.
After time T
SUSPI
, the RTXEN pin can be asserted. This initiates a sequence internal to the MC13180
which places it into the transmit mode. Data to be transmitted must be set and stable no later than T
stb
after
the assertion of RTXEN. The RF data will be present at the PA output after RTXEN time, T
X
LAT.
Subsequent serial data can then continue to be presented to the MC13180 via the RFDATA pin, and the
CLK of the device (divided by 24) can be used as the system clock to synchronize the data transfer.
Once the data stream has been transmitted and the time T
hold
is met, the RTXEN pin is de
-
asserted and the
MC13180 begins an internal power down sequence. Since RF power is still present at the PA output, no
SPI operations or additional cycles can be performed for at least T
TXDIS
μ
s. At this time, RF power is at a
substantially low enough level as to not produce undesired emissions.
4.18 Transmit Synchronization Delay
A programmable delay exists between the rising edge of RTXEN and the first available bit of data. This
delay range is TXsync and is set via SPI bits of Transmit Synchronization Time Delay Value (R8/15
-
8)
where the value represents the delay in microseconds. Packet data is seen at the antenna approximately 2.5
μ
s after this delay. Refer to Figure 12 for the corresponding timing diagram. All Bluetooth packets require
a minimum of four preamble bits of pattern 0101 or 1010. For minimum power consumption, set the delay
to TXsync minimum. If additional settling time or preamble bits are required, manipulate the delay as
necessary, up to TXsync maximum.
相关PDF资料 |
PDF描述 |
|---|---|
| MC13280AY | 80/100 MHz Video Processor |
| MC13281A | 80/100 MHz Video Processor |
| MC13281B | 80/100 MHz Video Processor |
| MC13283 | 130 MHz VIDEO PROCESSOR WITH OSD INTERFACE |
| MC13283P | 130 MHz VIDEO PROCESSOR WITH OSD INTERFACE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC13181 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Wireless Power Management Integrated Circuit |
| MC13181R2 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Wireless Power Management Integrated Circuit |
| MC13190 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:2.4 GHz Short-Range, Low-Power Transceiver |
| MC13190D | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:2.4 GHz Short-Range, Low-Power Transceiver |
| MC13190FC | 制造商:Freescale Semiconductor 功能描述:RF TRANSCEIVER AM 2.75V 32-PIN QFN EP TRAY - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。