参数资料
型号: MC145159
厂商: Motorola, Inc.
英文描述: Serial-Input PLL Frequency Synthesizer with Aanalog Phase Detector
中文描述: 串行输入锁相环频率合成Aanalog相位检波器
文件页数: 8/12页
文件大小: 223K
代理商: MC145159
MC145159–1
8
MOTOROLA
DESIGN CONSIDERATIONS
CRYSTAL OSCILLATOR CONSIDERATIONS
The following options may be considered to provide a ref-
erence frequency to Motorola’s CMOS frequency synthe-
sizers.
Use of a Hybrid Crystal Oscillator
Commercially available temperature–compensated crystal
oscillators (TCXOs) or crystal–controlled data clock oscilla-
tors provide very stable reference frequencies. An oscillator
capable of sinking and sourcing 50
μ
A at CMOS logic levels
may be direct or dc coupled to OSCin. In general, the highest
frequency capability is obtained utilizing a direct coupled
square wave having a rail–to–rail (VDD to VSS) voltage
swing. If the oscillator does not have CMOS logic levels on
the outputs, capacitive or ac coupling to OSCin may be used.
OSCout, an unbuffered output, should be left floating.
For additional information about TCXOs and data clock
oscillators, please consult the latest version of the eem Elec-
tronic Engineers Master Catalog,the Gold Book,or similar
publications.
Design an Off–Chip Reference
The user may design an off–chip crystal oscillator using
ICs specifically developed for crystal oscillator applications,
such as the MC12061 MECL device. The reference signal
from the MECL device is ac coupled to OSCin. For large am-
plitude signals (standard CMOS logic levels), dc coupling is
used. OSCout, an unbuffered output, should be left floating.
In general, the highest frequency capability is obtained with a
direct–coupled square wave having rail–to–rail voltage
swing.
Use of the On–Chip Oscillator Circuitry
The on–chip amplifier (a digital inverter) along with an ap-
propriate crystal may be used to provide a reference source
frequency. A fundamental mode crystal, parallel resonant at
the desired operating frequency, should be connected as
shown in Figure 10.
For VDD = 5 V, the crystal should be specified for a loading
capacitance, CL, which does not exceed 32 pF for frequen-
cies to approximately 8 MHz, 20 pF for frequencies in the
area of 8 to 15 MHz, and 10 pF for higher frequencies. These
are guidelines that provide a reasonable compromise be-
tween IC capacitance, drive capability, swamping variations
in stray and IC input/output capacitance, and realistic CL val-
ues. Assuming R1 = 0
. the shunt load capacitance, CL,
presented across the crystal can be estimated to be:
CinCout
Cin + Cout
where
Cin= 5 pF (see Figure 11)
Cout= 6 pF (see Figure 11)
Ca= 1 pF (see Figure 11)
C1 and C2 = external capacitors (see Figure 10)
Cstray= the total equivalent external circuit stray
capacitance appearing across the
crystal terminals
The oscillator can be “trimmed” on–frequency by making a
portion or all of C1 variable. The crystal and associated com-
ponents must be located as close as possible to the OSCin
and OSCout pins to minimize distortion, stray capacitance,
CL =
+ Ca + Cstray +C1
C2
C1 + C2
stray inductance, and start–up stabilization time. Circuit stray
capacitance can also be handled by adding the appropriate
stray value to the values for Cin and Cout. For this approach,
the term Cstray becomes zero in the above expression for CL.
Power is dissipated in the effective series resistance of the
crystal, Re, in Figure 12. The maximum drive level specified
by the crystal manufacturer represents the maximum stress
that a crystal can withstand without damaging or excessive
shift in operating frequency. R1 in Figure 10 limits the drive
level. The use of R1 is not necessary in most cases.
To verify that the maximum dc supply voltage does not
overdrive the crystal, monitor the output frequency as a func-
tion of voltage at OSCout. (Care should be taken to minimize
loading.) The frequency should increase very slightly as the
dc supply voltage is increased. An overdriven crystal will
decrease in frequency or become unstable with an increase
in supply voltage. The operating supply voltage must be
reduced or R1 must be increased in value if the overdriven
condition exists. The user should note that the oscillator
start–up time is proportional to the value of R1.
Through the process of supplying crystals for use with
CMOS inverters, many crystal manufacturers have devel-
oped expertise in CMOS oscillator design with crystals. Dis-
cussions with such manufacturers can prove very helpful.
See Table 1.
Figure 10. Pierce Crystal Oscillator Circuit
* May be deleted in certain cases. See text.
Figure 11. Parasitic Capacitances of the
Amplifier and Cstray
NOTE: Values are supplied by crystal manufacturer
(parallel resonant crystal).
Figure 12. Equivalent Crystal Networks
相关PDF资料
PDF描述
MC145159VF Serial-Input PLL Frequency Synthesizer with Aanalog Phase Detector
MC145159P1 Serial-Input PLL Frequency Synthesizer with Aanalog Phase Detector
MC145159FN1 Serial-Input PLL Frequency Synthesizer with Aanalog Phase Detector
MC145159DW1 Serial-Input PLL Frequency Synthesizer with Aanalog Phase Detector
MC14515BCL 4-Bit Transparent Latch/4-to-16 Line Decoder
相关代理商/技术参数
参数描述
MC145159FN1R2 制造商:Motorola Inc 功能描述:
MC145159P1 制造商:Motorola Inc 功能描述:
MC14515BCP 功能描述:编码器、解码器、复用器和解复用器 3-18V 4-Bit RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量(输入/输出):2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray
MC14515BCPG 功能描述:编码器、解码器、复用器和解复用器 3-18V 4-Bit Transparent RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量(输入/输出):2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray
MC14515BDW 制造商:ON Semiconductor 功能描述:Latch/Decoder/Demultiplexer Single 4-to-16 24-Pin SOIC Rail