参数资料
型号: MC14526BDW
厂商: ON Semiconductor
文件页数: 8/10页
文件大小: 0K
描述: IC COUNTER BINARY 6BIT 16-SOIC
标准包装: 47
系列: 4000B
逻辑类型: 二进制计数器,十进制
方向:
元件数: 1
每个元件的位元数: 4
复位: 异步
计数速率: 6.6MHz
触发器类型: 正,负
电源电压: 3 V ~ 18 V
工作温度: -55°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 16-SOIC(0.295",7.50mm 宽)
供应商设备封装: 16-SOIC W
包装: 管件
MC14526B
http://onsemi.com
7
MC14526B LOGIC DIAGRAM
(Binary Down Counter)
CF
PE
INHIBIT
CLOCK
RESET
13
3
4
6
10
P0
Q0
P1
Q1
P2
Q2
P3
Q3
57
11
9
14
15
2
1
12
“0”
D
C
T
R Q
PE Q
D
C
T
R Q
PE Q
D
C
T
R Q
PE Q
D
C
T
R
PE
Q
VDD
APPLICATIONS INFORMATION
DivideByN, Single Stage
Figure 11 shows a single stage dividebyN application.
To initialize counting a number, N is set on the parallel
inputs (P0, P1, P2, and P3) and reset is taken high
asynchronously. A zero is forced into the master and slave
of each bit and, at the same time, the “0” output goes high.
Because Preset Enable is tied to the “0” output, preset is
enabled. Reset must be released while the Clock is high so
the slaves of each bit may receive N before the Clock goes
low. When the Clock goes low and Reset is low, the “0”
output goes low (if P0 through P3 are unequal to zero).
The counter downcounts with each rising edge of the
Clock. When the counter reaches the zero state, an output
pulse occurs on “0” which presets N. The propagation delays
from the Clock’s rising and falling edges to the “0” output’s
rising and falling edges are about equal, making the “0”
output pulse approximately equal to that of the Clock pulse.
The Inhibit pin may be used to stop pulse counting. When
this pin is taken high, decrementing is inhibited.
Cascaded, Presettable DivideByN
Figure 12 shows a three stage cascade application. Taking
Reset high loads N. Only the first stage’s Reset pin (least
significant counter) must be taken high to cause the preset
for all stages, but all pins could be tied together, as shown.
When the first stage’s Reset pin goes high, the “0” output
is latched in a high state. Reset must be released while Clock
is high and time allowed for Preset Enable to load N into all
stages before Clock goes low.
When Preset Enable is high and Clock is low, time must
be allowed for the zero digits to propagate a Cascade
Feedback to the first nonzero stage. Worst case is from the
most significant bit (M.S.B.) to the L.S.B., when the L.S.B.
is equal to one (i.e. N = 1).
After N is loaded, each stage counts down to zero with
each rising edge of Clock. When any stage reaches zero and
the leading stages (more significant bits) are zero, the “0”
output goes high and feeds back to the preceding stage.
When all stages are zero, the Preset Enable automatically
loads N while the Clock is high and the cycle is renewed.
相关PDF资料
PDF描述
SN74ABT2952ADBRE4 IC BUS TRANSCEIVER DUAL 24SSOP
MC14520BDW IC COUNTER DUAL BINARY 16-SOIC
MC14518BDWR2 IC COUNTER DUAL BCD 16-SOIC
MC14518BDW IC COUNTER DUAL BCD 16-SOIC
MC10H136FNR2 IC COUNTER UNIV HEX HS 20PLCC
相关代理商/技术参数
参数描述
MC14526BDWG 功能描述:计数器移位寄存器 3-18V Presettable 4-Bit Down RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel
MC14526BDWR2 功能描述:计数器移位寄存器 3-18V Presettable RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel
MC14526BDWR2G 功能描述:计数器移位寄存器 3-18V Presettable 4-Bit Down RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel
MC14526BF 功能描述:计数器 IC 3-18V Presettable RoHS:否 制造商:NXP Semiconductors 计数器类型:Binary Counters 逻辑系列:74LV 位数:10 计数法: 计数顺序: 工作电源电压:1 V to 5.5 V 工作温度范围:- 40 C to + 125 C 封装 / 箱体:SOT-109 封装:Reel
MC14526BFG 功能描述:计数器移位寄存器 3-18V Presettable 4-Bit Down RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel