- 您现在的位置：买卖IC网 > PDF目录80531 > MC68030FE16C (FREESCALE SEMICONDUCTOR INC) 32-BIT, 16 MHz, MICROPROCESSOR, CQFP132 PDF资料下载
参数资料
| 型号： | MC68030FE16C |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 16 MHz, MICROPROCESSOR, CQFP132 |
| 封装： | LEAD FREE, CERAMIC, QFP-132 |
| 文件页数： | 42/44页 |
| 文件大小： | 499K |
| 代理商： | MC68030FE16C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页
MOTOROLA
MC68EC030 TECHNICAL DATA
7
All microprocessors of the M68000 Family support instruction tracing (via the T0 status bit in the
MC68EC030) where each instruction executed is followed by a trap to a user-defined trace routine. The
MC68EC030, like the MC68030 and MC68040, also has the capability to trace only on change-of-flow
instructions (branch, jump, subroutine call and return, etc.) using the T1 status bit. These features are
important for software program development and debug.
The vector base register (VBR) is used to determine the run-time location of the exception vector table in
memory; thus, each separate vector table for each process or task can properly manage exceptions
independent of each other.
The M68000 Family processors distinguish address spaces as supervisor/user, program/data, and CPU
space. These five combinations are specified by the function code pins (FC0/FC1/FC2) during bus
cycles, indicating the particular address space. Using the function codes, the memory subsystem
(hardware) can distinguish between supervisor accesses and user accesses as well as program accesses,
data accesses, and CPU space accesses. To support the full privileges of the supervisor, the alternate
function code registers allow the supervisor to specify the function code for an access by appropriately
preloading the SFC/DFC registers.
The cache registers allow supervisor software manipulation of the on-chip instruction and data caches.
Control and status accesses to the caches are provided by the cache control register (CACR); the cache
address register (CAAR) specifies the address for those cache control functions that require an address.
The access control registers are accessible by the supervisor only. The access control registers are used
to define two memory spaces with caching restrictions. The ACU status register (ACUSR) is used to show
the result of PTEST operations on the ACU.
DATA TYPES AND ADDRESSING MODES
Seven basic data types are supported by the MC68EC030:
Bits
Bit Fields (String of consecutive bits, 1–32 bits long)
BCD Digits (Packed: 2 digits/byte, Unpacked: 1 digit/byte)
Byte Integers (8 bits)
Word Integers (16 bits)
Long-Word Integers (32 bits)
Quad-Word Integers (64 bits)
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68340CPV25E | 32-BIT, 25.16 MHz, MICROCONTROLLER, PQFP144 |
| MC68882CRC20A | 32-BIT, MATH COPROCESSOR, CPGA68 |
| MC68882CRC33A | 32-BIT, MATH COPROCESSOR, CPGA68 |
| MC68882FN25A | 32-BIT, MATH COPROCESSOR, PQCC68 |
| MC68EC000FN12 | 32-BIT, 12 MHz, MICROPROCESSOR, PQCC68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68030FE20 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED 32-BIT MICROPROCESSOR |
| MC68030FE20C | 功能描述:微处理器 - MPU 32B ON-CHIP CACHE MMU RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68030FE25 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED 32-BIT MICROPROCESSOR |
| MC68030FE25C | 功能描述:微处理器 - MPU 32B ON-CHIP CACHE MMU RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68030FE33 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED 32-BIT MICROPROCESSOR |
发布紧急采购，3分钟左右您将得到回复。