- 您现在的位置：买卖IC网 > PDF目录80564 > MC68030FE16C (MOTOROLA INC) 32-BIT, MICROPROCESSOR, CQCC132 PDF资料下载
参数资料
| 型号： | MC68030FE16C |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, MICROPROCESSOR, CQCC132 |
| 封装： | CERQUAD-132 |
| 文件页数： | 3/48页 |
| 文件大小： | 332K |
| 代理商： | MC68030FE16C |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
MOTOROLA
MC68EC030 TECHNICAL DATA
1 1
Coprocessor Instructions
cpBCC
Branch Conditionally
cpRESTORE
Restore Internal State of Coprocessor
cpDBcc
Test Coprocessor Condition,
cpSAVE
Save Internal State of Coprocessor
Decrement and Branch
cpScc
Set Conditionally
cpGEN
Coprocessor General Instruction
cpTRAPcc
Trap Conditionally
Included in the MC68EC030 set are the bit field operations, binary-coded decimal support, bounds
checking, additional trap conditions, and additional multiprocessing support (CAS and CAS2 instructions)
offered by the MC68020, MC68030, and MC68040. In addition, object code written for the MC68EC030
can be used on the MC68040 for even more performance. The memory management unit (MMU)
instructions of the MC68030, and MC68040 are not supported by the MC68EC030.
INSTRUCTION AND DATA CACHES
Studies have shown that typical programs spend most of their execution time in a few main routines or
tight loops. This phenomenon, known as locality of reference, has an impact on program performance.
The MC68010 takes limited advantage of this phenomenon with the loop mode of operation that can be
used with the DBcc instruction. The MC68EC030 takes further advantage of cache technology to
provide the system with two on-chip caches, one for instructions and one for data.
MC68EC030 CACHE GOALS
Similar to the MC68020 and MC68030, there were two primary design goals for the MC68EC030
embedded controller caches. The first design goal was to reduce the external bus activity of the CPU
even more than was accomplished with the MC68020. The second design goal was to increase effective
CPU throughput as larger memory sizes or slower memories increased average access time. By placing a
high-speed cache between the controller and the rest of the memory system, the effective memory
access time becomes:
tacc =Rh*tcache + (1-Rh)*text
where tacc is the effective system access time, tcache is the cache access time, text is the access time of
the rest of the system, and Rh is the hit ratio or the percentage of time that the data is found in the cache.
Thus, for a given system design, the two MC68EC030 on-chip caches provide an even more substantial
CPU performance increase over that obtainable with the MC68020 instruction cache. Alternately, slower
and less expensive memories can be used for the same controller performance.
The throughput increase in the MC68EC030 is gained in three ways. First, the MC68EC030 caches are
accessed in less time than is required for external accesses, providing improvement in the access time for
items residing in the cache. Second, the burst filling of the caches allows instruction and data words to be
found in the on-chip caches the first time they are accessed by the micromachine, minimizing the time
required to bring those items into the cache. Utilizing burst fill capabilities lowers the average access time
for items found in the caches even further. Third, the autonomous nature of the caches allows instruction
stream fetches, data fetches, and external bus activity to occur simultaneously with instruction execution.
The parallelism designed into the MC68EC030 also allows multiple instructions to execute concurrently
so that several internal instructions (those that do not require any external accesses) can execute while
the controller is performing an external access for a previous instruction.
INSTRUCTION CACHE
相关PDF资料 |
PDF描述 |
|---|---|
| MPC603ERX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
| MPC8241LZP200B | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA357 |
| MSP430F5508IRGC | 16-BIT, FLASH, 25 MHz, RISC MICROCONTROLLER, PQCC64 |
| MC68HLC908QT1CFQ | 8-BIT, FLASH, 2 MHz, MICROCONTROLLER, PQCC8 |
| MC68HLC908QT2CFQ | 8-BIT, FLASH, 2 MHz, MICROCONTROLLER, PQCC8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68030FE20 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED 32-BIT MICROPROCESSOR |
| MC68030FE20C | 功能描述:微处理器 - MPU 32B ON-CHIP CACHE MMU RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68030FE25 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED 32-BIT MICROPROCESSOR |
| MC68030FE25C | 功能描述:微处理器 - MPU 32B ON-CHIP CACHE MMU RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68030FE33 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED 32-BIT MICROPROCESSOR |
发布紧急采购，3分钟左右您将得到回复。