- 您现在的位置：买卖IC网 > PDF目录80565 > MC68030FE25C (FREESCALE SEMICONDUCTOR INC) 32-BIT, 25 MHz, MICROPROCESSOR, CQFP132 PDF资料下载
参数资料
| 型号： | MC68030FE25C |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 25 MHz, MICROPROCESSOR, CQFP132 |
| 封装： | LEAD FREE, CERAMIC, QFP-132 |
| 文件页数： | 7/44页 |
| 文件大小： | 499K |
| 代理商： | MC68030FE25C |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
MOTOROLA
MC68EC030 TECHNICAL DATA
1 5
SYNCHRONOUS TRANSFERS
Synchronous bus cycles are terminated by asserting
STERM, which automatically indicates that the bus
transfer is for 32 bits. Since this input is not synchronized internally, two-clock-cycle bus accesses can be
performed if the signal is valid one clock after the beginning of the bus cycle with the appropriate setup
time. However, the bus cycle may be lengthened by delaying
STERM (inserting wait states in one-clock
increments) until the device being accessed is able to terminate the cycle. After the assertion of
STERM,
these cycles may be aborted upon the assertion of
BERR, or they may be retried with the simultaneous
assertion of
BERR and HALT.
BURST READ CYCLES
The MC68EC030 provides support for burst filling of its on-chip instruction and data caches, adding to
the overall system performance. The on-chip caches are organized with a line size of four long words;
there is only one tag for the four long words in a line. Since locality of reference is present to some
degree in most programs, filling of all four entries when a single entry misses can be advantageous,
especially if the time spent filling the additional entries is minimal. When the caches are burst filled, data
can be latched by the controller in as little as one clock for each 32 bits. Burst read cycles can be
performed only when the MC68EC030 requests them (with the assertion of
CBREQ) and only when the
first cycle is a synchronous cycle as previously described. If the cache burst acknowledge (
CBACK) input
is valid at the appropriate time in the synchronous bus cycle, the controller keeps the original
AS, DS,
R/
W, address, function code, and size outputs asserted and latches 32 bits from the data bus at the end
of each subsequent clock cycle that has
STERM asserted. This procedure continues until the burst is
complete (the entire block has been transferred),
BERR is asserted in lieu of or after STERM, the cache
inhibit in (
CIIN) input is asserted, or the CBACK input is negated. The cache preloading allowed by the
bursting enables the MC68EC030 to take advantage of cost-effective DRAM technology with minimal
performance impact.
EXCEPTIONS
The types of exceptions and the exception processing sequence are discussed in the following
paragraphs.
TYPES OF EXCEPTIONS
Exceptions can be generated by either internal or external causes. The externally generated exceptions
are interrupts,
BERR, and RESET. Interrupts are requests from peripheral devices for controller action;
whereas,
BERR and RESET are used for access control and controller restart. The internally generated
exceptions come from instructions, address errors, tracing, or breakpoints. The TRAP, TRAPcc,
TRAPVcc, cpTRAPcc, CKH, CKH2, and DIV instructions can all generate exceptions as part of instruction
execution. Tracing behaves like a very high-priority, internally generated interrupt whenever it is
processed. The other internally generated exceptions are caused by illegal instructions, instruction
fetches from odd addresses, and privilege violations.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68302CPV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68331CFC16B1 | 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132 |
| MC68882CRC16A | 32-BIT, MATH COPROCESSOR, CPGA68 |
| MC68HC11E1VFN3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC16Z1CFC25 | 16-BIT, 25.17 MHz, MICROCONTROLLER, PQFP132 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68030FE33 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED 32-BIT MICROPROCESSOR |
| MC68030FE33C | 功能描述:微处理器 - MPU 32B ON-CHIP CACHE MMU RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68030RC16B | 制造商:Motorola Inc 功能描述:MC68030RC16B |
| MC68030RC16C | 功能描述:微处理器 - MPU 32B ON-CHIP CACHE MMU RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68030RC20 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED 32-BIT MICROPROCESSOR |
发布紧急采购，3分钟左右您将得到回复。