- 您现在的位置：买卖IC网 > PDF目录45209 > MC68030RC16C (FREESCALE SEMICONDUCTOR INC) 32-BIT, 16 MHz, MICROPROCESSOR, CPGA128 PDF资料下载
参数资料
| 型号： | MC68030RC16C |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 16 MHz, MICROPROCESSOR, CPGA128 |
| 封装： | LEAD FREE, PGA-128 |
| 文件页数： | 6/44页 |
| 文件大小： | 499K |
| 代理商： | MC68030RC16C |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
1 4
MC68EC030 TECHNICAL DATA
MOTOROLA
thereby increasing possible performance. Burst mode transfers can be used to fill lines of the instruction
and data caches when the MC68EC030 asserts cache burst request (
CBREQ). After completing the first
cycle with
STERM, subsequent cycles may accept data on every clock cycle where STERM is asserted
until the burst is completed. Use of this mode can further increase the available bus bandwidth in systems
that use DRAMs with page, nibble, or static-column mode operation.
ASYNCHRONOUS TRANSFERS
Though the MC68EC030 has a full 32-bit data bus, it offers the ability to automatically and dynamically
downsize its bus to 8 or 16 bits if peripheral devices are unable to accommodate the entire 32 bits. This
feature allows the programmer to write code that is not bus-width specific. For example, long-word (32 bit)
accesses to peripherals may be used in the code; yet, the MC68EC030 will transfer only the amount of
data that the peripheral can manage. This feature allows the peripheral to define its port size as 8, 16, or
32 bits wide, and the MC68EC030 will dynamically size the data transfer accordingly, using multiple bus
cycles when necessary. Hence, programmers are not required to program for each device port size or
know the specific port size before coding; hardware designers have the flexibility to choose hardware
implementations regardless of software implementations.
The dynamic bus sizing mechanism is invoked by
DSACKx and occurs on a cycle-by-cycle basis. For
example, if the controller is executing an instruction that requires reading a long-word operand, it will
attempt to read 32 bits during the first bus cycle to a long-word address boundary. If the port responds
that it is 32 bits wide, the MC68EC030 latches all 32 bits of data and continues. If the port responds that it
is 16 bits wide, the MC68EC030 latches the 16 valid bits of data and continues. An 8-bit port is handled
similarly but has four bus read cycles. Each port is fixed in the assignment to particular sections of the data
bus. However, the MC68EC030 has no restrictions concerning the alignment of operands in memory;
long-word operands need not be aligned to long-word address boundaries. When misaligned data
requires multiple bus cycles, the MC68EC030 automatically runs the minimum number of bus cycles.
Instructions must still be aligned to word boundaries.
The timing of asynchronous bus cycles is also determined by the assertion of
DSACKx on a cycle-by-
cycle basis. If the
DSACKx signals are valid 1.5 clocks after the beginning of the bus cycle (with the
appropriate setup time), the cycle terminates in the minimum amount of time (corresponding to three-
clock-cycle total). The cycle can be lengthened by delaying
DSACKx (effectively inserting wait states in
one-clock increments) until the device being accessed is able to terminate the cycle. This flexibility gives
the controller the ability to communicate with devices of varying speeds while operating at the fastest rate
possible for each device.
The asynchronous transfer mechanism allows external errors to abort cycles upon the assertion of bus
error (
BERR) or allows individual bus cycles to be retried with the simultaneous assertion of BERR and
HALT.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68EC030CFE25C | 32-BIT, 25 MHz, MICROPROCESSOR, CQFP132 |
| MC68EC030FE25C | 32-BIT, 25 MHz, MICROPROCESSOR, CQFP132 |
| MC68EC030FE40C | 32-BIT, 40 MHz, MICROPROCESSOR, CQFP132 |
| MC68030RC33C | 32-BIT, 33 MHz, MICROPROCESSOR, CPGA128 |
| MC68030CRC25C | 32-BIT, 25 MHz, MICROPROCESSOR, CPGA128 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68030RC20 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED 32-BIT MICROPROCESSOR |
| MC68030RC20B | 制造商:Motorola Inc 功能描述:68030RC20B |
| MC68030RC20C | 功能描述:微处理器 - MPU 32B ON-CHIP CACHE MMU RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68030RC25 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED 32-BIT MICROPROCESSOR |
| MC68030RC25B | 制造商:Motorola Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。