- 您现在的位置：买卖IC网 > PDF目录69025 > MC68150FN33 (MOTOROLA INC) SPECIALTY MICROPROCESSOR CIRCUIT, PQCC68 PDF资料下载
参数资料
| 型号： | MC68150FN33 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC68 |
| 封装： | PLASTIC, LCC-68 |
| 文件页数： | 1/40页 |
| 文件大小： | 384K |
| 代理商： | MC68150FN33 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Order this document
by MC68150/D
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Motorola, Inc. 1994
11/94
REV 4
32Bit to 32/16/8Bit Dynamic
READ/WRITE Bus Sizer
The MC68150 Dynamic Bus Sizer is designed to allow the 32-bit
MC68/LC/EC040 bus, or other 16- to 32-bit processors, to communicate
bi-directionally with 32-, 16-, or 8-bit peripherals and memories. It
dynamically recognizes the size of the selected peripheral/memory and
then writes or reads the appropriate data to or from that location. Systems
designed using the bus sizing feature built into the 68030 can now be
easily upgraded to the 68/EC040 by incorporating the MC68150. The
68150 comes in two speed grades: 25/33MHz and 40MHz. These
frequencies correspond to their 68040 counterparts. The two grades
should be ordered as the MC68150FN33 and MC68150FN40,
respectively.
Typical operations which call for bus sizing are booting up instructions
from 8-bit ROM (EPROM, EEPROM, etc.) and communicating with 8-bit
SRAM’s for scratch pad memory storage during interrupt operations. The
dynamic property is necessary because the processor does not always
know the size of the peripheral it is accessing, as in the case of
communicating with a 16-bit VME bus. The MC68150 can also be used to
separate a 32-bit “Fast Bus” and an 8-, 16-, or 32-bit “Slow Bus”. (See
Figure 3)
Features
Allows MC68/LC/EC040 or Other ‘040 Based Controllers or 68060 to
Communicate With 8-Bit Memories and Any MC68XXX Peripheral
Also Allows Other RISC Processors to Communicate With 8-Bit and
16-Bit Peripherals
Recognizes the Port (Peripheral) Size Dynamically
Generates Byte/Word Address to the Dynamic Port
Generates Byte WRITE Enable Signals For 16- and 8-bit Ports
Sends a Transfer Acknowledge Signal to the Processor When a
Transfer Is Completed
Synchronization of Data Transfer on Dynamic Port Allows Use of Any
Speed Peripheral
1. Overview of Chip Operation
Each access through the MC68150 is started with a chip select (CS) assertion to the MC68150 - which is generated when a
PAL sees a TS signal from the ‘040 - and completed with a transfer acknowledge (TA) from the MC68150 to the MC68040. The
MC68150 has two distinct buses, the MPU bus and the peripheral bus. The MPU bus connects to the processor and includes the
transfer control signals (A1, A0, SIZ1, SIZ0, and R/W), the chip select (CS), the transfer acknowledge (TA) and the data bus
signals (D31-D0). The peripheral bus consists of the peripheral transfer control signals (SWE, UWE, LWE, DS, PA1, PA0), and
the peripheral transfer acknowledge signals (DSACK1, DSACK0) and the peripheral data bus (PD31-PD16).
If a 32-bit peripheral bus is used, then two additional transceivers (e.g. MC74F245) are required for the lower two bytes of the
data. These transceivers would be connected to the PD15-PD0 pins on the peripheral side and to the corresponding D15-D0 pins
on the MPU bus. The transfer direction is controlled with the R/W signal of the processor. The transceivers are enabled only when
making an access to a 32-bit port. The D15-D0 pins of the MPU bus on the MC68150 are always disabled until the port size is
known, to avoid bus contention when the port is 32-bits.
An access refers to the complete transaction through the MC68150. On the peripheral bus, an access is split into one, two, or
four separate transfers.
DYNAMIC
READ/WRITE
BUS SIZER
FN SUFFIX
PLASTIC PACKAGE
CASE 779-02
61
910
26
MC68150
相关PDF资料 |
PDF描述 |
|---|---|
| MC68230G12 | 24 I/O, PIA-GENERAL PURPOSE, PDIP48 |
| MC68230L12 | 24 I/O, PIA-GENERAL PURPOSE, CDIP48 |
| MC68230G10 | 24 I/O, PIA-GENERAL PURPOSE, PDIP48 |
| MC68230G8 | 24 I/O, PIA-GENERAL PURPOSE, PDIP48 |
| MC68328PV | MICROCONTROLLER, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68150FN33R2 | 制造商:Integrated Device Technology Inc 功能描述:Read/Write Bus Sizer 68-Pin PLCC T/R |
| MC68150FN40 | 制造商:Integrated Device Technology Inc 功能描述:Read/Write Bus Sizer 68-Pin PLCC 制造商:IDT from Components Direct 功能描述:IDT MC68150FN40 LOGIC MISC - Rail/Tube 制造商:IDT 功能描述:IDT MC68150FN40 Logic Misc |
| MC68153 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:BUS INTERRUPTER MODULE |
| MC68160 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED ETHERNET INTERFACE TRANSCEIVER |
| MC68160A | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:ENHANCED ETHERNET INTERFACE TRANSCEIVER |
发布紧急采购，3分钟左右您将得到回复。