参数资料
型号: MC68HC05RC16FN
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44
封装: PLASTIC, LCC-44
文件页数: 95/122页
文件大小: 2962K
代理商: MC68HC05RC16FN
Carrier Modulator Transmitter (CMT)
General Release Specification
MC68HC05RC16 — Rev. 3.0
Carrier Modulator Transmitter (CMT)
of the modulator. The secondary carrier high and low time values are
undefined out of reset. These bits must be written to nonzero values
before the carrier generator is enabled when operating in FSK mode.
IROLN and IROLP — IRO Latch Control
Reading IROLN or IROLP reads the state of the IRO latch. Writing
IROLN updates the IRO latch with the data being written on the
negative edge of the internal processor clock (fosc/2). Writing IROLP
updates the IRO latch on the positive edge of the internal processor
clock; for example, one fosc period later. The IRO latch is clear out of
reset.
NOTE:
Writing to CHR1 to update IROLN or to CLR1 to update IROLP will also
update the primary carrier high and low data values. Care should be
taken that bits 5–0 of the data to be written to CHR1 or CHL1 should
contain the desired values for the primary carrier high or low data.
9.5 Modulator
The modulator consists of a 12-bit down counter with underflow
detection which is loaded from the modulation mark period from the
mark buffer register, MBUFF. When this counter underflows, the
modulator gate is closed and a 12-bit comparator is enabled which
continually compares the logical complement of the contents of the (still)
decrementing counter with the contents of the modulation space period
register, SREG. When a match is obtained, the modulator control gate
is opened again. Should SREG = 0, the match will be immediate and no
space period will be generated (for instance, for FSK protocols which
require successive bursts of different frequencies). When the match
occurs, the counter is reloaded with the contents of MBUFF, SREG is
reloaded with the contents of its buffer, SBUFF, and the cycle repeats.
The MCGEN bit in the MCSR must be set to enable the modulator timer.
The 12-bit MBUFF and SBUFF registers are accessed through three
8-bit modulator period registers, MDR1, MDR2, and MDR3.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68HRC705SP7CP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP28
MPC8270CVRQLDX 32-BIT, 333 MHz, RISC PROCESSOR, PBGA516
MSM80C85AHJS 8-BIT, 5 MHz, MICROPROCESSOR, PQCC44
MC9S12HZ128MPV 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112
MSP430F2234IDA 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PDSO38
相关代理商/技术参数
参数描述
MC68HC05RC16P 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05RC8 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05RC8DW 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05RC8FN 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05RC8P 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification