- 您现在的位置：买卖IC网 > PDF目录69027 > MC68HC08AS20VFNR2 (MOTOROLA INC) 8-BIT, MROM, MICROCONTROLLER, PQCC52 PDF资料下载
参数资料
| 型号： | MC68HC08AS20VFNR2 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, MICROCONTROLLER, PQCC52 |
| 封装： | PLASTIC, LCC-52 |
| 文件页数： | 39/96页 |
| 文件大小： | 3243K |
| 代理商： | MC68HC08AS20VFNR2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
4
MOTOROLA
4-8
MC68HC05E0
RESETS, INTERRUPTS AND LOW POWER MODES
4.2.3.4
Timer A Interrupt
The interrupt request is latched when Timer A times out. It is then synchronized internally and
serviced by the routine that has its address contained in memory locations $FFF8 and $FFF9. The
Timer A Interrupt Mask bit (INTMA) in the Interrupt Control Register ($000E) allows this interrupt
to be masked from the processor.
4.2.3.5
Timer B Interrupt
The interrupt request is latched when Timer B times out. It is then synchronized internally and
serviced by the routine that has its start address contained in memory locations $FFF6 and
$FFF7. The Timer B Interrupt Mask bit (INTMB) in the Interrupt Control Register ($000E) allows
this interrupt to be masked from the processor.
4.2.3.6
SI Interrupt
The interrupt request is latched immediately after each data transfer. It is then synchronized
internally and serviced by the routine that has its start address contained in memory locations
$FFF4 and $FFF5. The SI Enable bit (SIE) in the Port E/SI Mode Register ($0010) allows this
interrupt to be enabled or disabled (see Section 8).
4.2.4
Interrupt Control
The Interrupt Control Register ($000E) allows masking and provides acknowledgement of the
interrupt signals:
INTMX, INTMA, INTMB
These three interrupt mask bits permit INTX (external interrupt), Timer A and Timer B interrupt
signals to be masked from the processor:
1 (set)
–
Interrupts not masked
0 (clear) –
Interrupts masked
After a hardware reset, only external interrupts are permitted.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Interrupt control register
$000E
WAKF INTXP INTFB INTFA INTFX INTMB INTMA INTMX 0000 0001
44
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC08AS20CFN | 8-BIT, MROM, MICROCONTROLLER, PQCC52 |
| MC68HC08AZ48AVFU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60FU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60FU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60MFU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC08AZ0 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Advance Information |
| MC68HC08AZ0CFU | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Advance Information |
| MC68HC08AZ16 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC08AZ24 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC08AZ32 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information |
发布紧急采购，3分钟左右您将得到回复。