- 您现在的位置：买卖IC网 > PDF目录45227 > MC68HC11D0CFB3 (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | MC68HC11D0CFB3 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44 |
| 封装： | 10 X 10 MM, QFP-44 |
| 文件页数： | 93/124页 |
| 文件大小： | 6875K |
| 代理商： | MC68HC11D0CFB3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页当前第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
SERIAL COMMUNICATIONS INTERFACE
7-4
TECHNICAL DATA
7.4 Wake-up Feature
The wake-up feature reduces SCI service overhead in multiple receiver systems. Soft-
ware for each receiver evaluates the first character of each message. The receiver is
placed in wakeup mode by writing a one to the RWU bit in the SCCR2 register. While
RWU is one, all of the receiver-related status flags (RDRF, IDLE, OR, NF, and FE) are
inhibited (cannot become set). Although RWU can be cleared by a software write to
SCCR2, to do so would be unusual. Normally RWU is set by software and is cleared
automatically with hardware. Whenever a new message begins, logic alerts the sleep-
ing receivers to wake up and evaluate the initial character of the new message.
Two methods of wake-up are available: idle line wake-up and address mark wake-up.
During idle line wake-up, a sleeping receiver awakens as soon as the RxD line be-
comes idle. In the address mark wake-up, logic one in the most significant bit (MSB)
of a character wakes up all sleeping receivers.
7.4.1 Idle-Line Wakeup
To use the receiver wake-up method, establish a software addressing scheme to allow
the transmitting devices to direct a message to individual receivers or to groups of re-
ceivers. This addressing scheme can take any form as long as all transmitting and re-
ceiving devices are programmed to understand the same scheme. Because the
addressing information is usually the first frame(s) in a message, receivers that are not
part of the current task do not become burdened with the entire set of addressing
frames. All receivers are awake (RWU = 0) when each message begins. As soon as
a receiver determines that the message is not intended for it, software sets the RWU
bit (RWU = 1), which inhibits further flag setting until the RxD line goes idle at the end
of the message. As soon as an idle line is detected by receiver logic, hardware auto-
matically clears the RWU bit so that the first frame of the next message can be re-
ceived. This type of receiver wakeup requires a minimum of one idle-line frame time
between messages, and no idle time between frames in a message.
7.4.2 Address-Mark Wakeup
The serial characters in this type of wakeup consist of seven (eight if M = 1) information
bits and an MSB, which indicates an address character (when set to one — mark). The
first character of each message is an addressing character (MSB = 1). All receivers in
the system evaluate this character to determine if the remainder of the message is di-
rected toward this particular receiver. As soon as a receiver determines that a mes-
sage is not intended for it, the receiver activates the RWU function by using a software
write to set the RWU bit. Because setting RWU inhibits receiver-related flags, there is
no further software overhead for the rest of this message. When the next message be-
gins, its first character has its MSB set, which automatically clears the RWU bit and
enables normal character reception. The first character whose MSB is set is also the
first character to be received after wakeup because RWU gets cleared before the stop
bit for that frame is serially received. This type of wakeup allows messages to include
gaps of idle time, unlike the idle-line method, but there is a loss of efficiency because
of the extra bit time for each character (address bit) required for all characters.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC711D0CP | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC11D0CFBE3 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC711D0CFN3 | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC11E0CP3 | 8-BIT, 3 MHz, MICROCONTROLLER, PDIP48 |
| MC68HC11E0CP3 | 8-BIT, 3 MHz, MICROCONTROLLER, PDIP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC11D0CFB3R2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HC11D0CFBE2 | 功能描述:8位微控制器 -MCU 8B MCU 192 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC68HC11D0CFBE3 | 功能描述:8位微控制器 -MCU 8B MCU 192RAM 3 MHZ RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC68HC11D0CFBE3R | 功能描述:8位微控制器 -MCU 8B MCU 192RAM 3 MHZ RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC68HC11D0CFN2 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。