- 您现在的位置：买卖IC网 > PDF目录80396 > MC68HC11D3CP (MOTOROLA INC) 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40 PDF资料下载
参数资料
| 型号： | MC68HC11D3CP |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40 |
| 封装： | DIP-40 |
| 文件页数： | 68/131页 |
| 文件大小： | 1640K |
| 代理商： | MC68HC11D3CP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页当前第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页
MC68HC11D3
OPERATING MODES AND ON-CHIP MEMORY
MOTOROLA
TECHNICAL DATA
4-7
The values of the RBOOT, SMOD, IRVNE, and MDA at reset depend on the mode dur-
ing initialization. Refer to Table 4-2.
RBOOT — Read Bootstrap ROM
Has meaning only when the SMOD bit is a one (special bootstrap mode or special test
mode). At all other times this bit is clear and cannot be written.
0 = Bootloader ROM disabled and not in map
1 = Bootloader ROM enabled and located in map at $BF40–$BFFF
SMOD — Special Mode Select
This bit reflects the inverse of the MODB input pin at the rising edge of reset. It is set
if the MODB input pin is low during reset. If MODB is high during reset, it is cleared.
SMOD can be cleared under software control from the special modes, thus changing
the operating mode of the MCU. SMOD can never be set by software.
0 = Normal mode variation in effect
1 = Special mode variation in effect
MDA — Mode Select A
The mode select A bit reflects the status of the MODA input pin at the rising edge of
reset. While the SMOD bit is set (special bootstrap or special test mode in effect), the
MDA bit can be written, thus changing the operating mode of the MCU. When the
SMOD bit is clear, the MODA bit is read-only and the operating mode cannot be
changed without going through a reset sequence.
0 = Normal single-chip or special bootstrap mode in effect
1 = Normal expanded or special test mode in effect
IRVNE — Internal Read Visibility/Not E
The IRVNE control bit allows internal read accesses to be available on the external
data bus during factory testing or emulation. If this capability is used for other purpos-
es, bus conflicts can occur because the bidirectional data bus is driven out during a
read of internal addresses, even though the R/W line suggests a high impedance
read mode.
0 = No internal read visibility on external bus
1 = Internal read data driven out data bus
In single-chip modes, this bit determines whether the E clock drives out of the chip.
0 = E driven out
1 = E pin driven low
HPRIO — Highest Priority I-Bit Interrupt and Miscellaneous
$003C
Bit 7
654321
Bit 0
RBOOT
SMOD
MDA
IRVNE
PSEL3
PSEL2
PSEL1
PSEL0
RESET:
—
0101
相关PDF资料 |
PDF描述 |
|---|---|
| M30290FCVHP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP80 |
| M30291M8T-XXXHP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP64 |
| M30842MC-XXXGP | 32-BIT, MROM, 32 MHz, MICROCONTROLLER, PQFP144 |
| MCF52221CAF66 | 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP100 |
| MPC8313EVRAFFA | 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC11D3FB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11D3FB1 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11D3FB3 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11D3FB4 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11D3FN | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
发布紧急采购，3分钟左右您将得到回复。