参数资料
型号: MC68HC11F1CFN4
厂商: Freescale Semiconductor
文件页数: 123/158页
文件大小: 0K
描述: IC MCU 512 EEPROM 4MHZ 68-PLCC
标准包装: 18
系列: HC11
核心处理器: HC11
芯体尺寸: 8-位
速度: 4MHz
连通性: SCI,SPI
外围设备: POR,WDT
输入/输出数: 30
程序存储器类型: ROMless
EEPROM 大小: 512 x 8
RAM 容量: 1K x 8
电压 - 电源 (Vcc/Vdd): 4.75 V ~ 5.25 V
数据转换器: A/D 8x8b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 68-LCC(J 形引线)
包装: 管件
RESETS AND INTERRUPTS
TECHNICAL DATA
5-5
5.2.1 Central Processing Unit
After reset, the CPU fetches the reset vector from the appropriate address during the
first three cycles, and begins executing instructions. The stack pointer and other CPU
registers are indeterminate immediately after reset; however, the X and I interrupt
mask bits in the condition code register (CCR) are set to mask any interrupt requests.
Also, the S bit in the CCR is set to inhibit the STOP mode.
5.2.2 Memory Map
After reset, the INIT register is initialized to $01, putting the 1024 bytes of RAM at lo-
cations $0000 through $03FF, and the control registers at locations $1000 through
$105F. The EE[3:0] bits in the CONFIG register control the location of the 512-byte
EEPROM array.
5.2.3 Parallel I/O
When a reset occurs in expanded operating modes, port B, C, and F pins used for par-
allel I/O are dedicated to the expansion bus. If a reset occurs during a single-chip op-
erating mode, all ports are configured as general-purpose high-impedance inputs.
NOTE
Do not confuse pin function with the electrical state of the pin at reset.
All general-purpose I/O pins configured as inputs at reset are in a
high-impedance state. Port data registers reflect the port's functional
state at reset. The pin function is mode dependent.
5.2.4 Timer
During reset, the timer system is initialized to a count of $0000. The prescaler bits are
cleared, and all output compare registers are initialized to $FFFF. All input capture reg-
isters are indeterminate after reset. The output compare 1 mask (OC1M) register is
cleared so that successful OC1 compares do not affect any I/O pins. The other four
output compares are configured so that they do not affect any I/O pins on successful
compares. All input capture edge-detector circuits are configured for capture disabled
operation. The timer overflow interrupt flag and all eight timer function interrupt flags
are cleared. All nine timer interrupts are disabled because their mask bits have been
cleared.
The I4/O5 bit in the PACTL register is cleared to configure the I4/O5 function as OC5;
however, the OM5–OL5 control bits in the TCTL1 register are clear so OC5 does not
control the PA3 pin.
5.2.5 Real-Time Interrupt (RTI)
The real-time interrupt flag (RTIF) is cleared and automatic hardware interrupts are
masked. The rate control bits are cleared after reset and can be initialized by software
before the real-time interrupt (RTI) system is used.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68HC11F1CPU4 IC MCU 512 EEPROM 4MHZ 80-LQFP
MC68HRC908JK3CDW IC MCU 4K FLASH 8MHZ SO20
MC68HC711K4CFU4 IC MCU 24K 4MHZ EEPROM 80-QFP
MC68HC11K1CFN4 IC MCU 640 EEPROM 4MHZ 84-PLCC
MC68332ACFC20B1 IC MCU 32BIT 20MHZ 132-PQFP
相关代理商/技术参数
参数描述
MC68HC11F1CFN4R2 功能描述:IC MCU 1K RAM 4MHZ 68-PLCC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:HC11 标准包装:250 系列:56F8xxx 核心处理器:56800E 芯体尺寸:16-位 速度:60MHz 连通性:CAN,SCI,SPI 外围设备:POR,PWM,温度传感器,WDT 输入/输出数:21 程序存储器容量:40KB(20K x 16) 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:6K x 16 电压 - 电源 (Vcc/Vdd):2.25 V ~ 3.6 V 数据转换器:A/D 6x12b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:48-LQFP 包装:托盘 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
MC68HC11F1CFN5 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11F1CFU 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11F1CFU1 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11F1CFU3 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers