参数资料
型号: MC68HC11F1VFN3
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC68
封装: PLASTIC, LCC-68
文件页数: 123/162页
文件大小: 4554K
代理商: MC68HC11F1VFN3
RESETS AND INTERRUPTS
MOTOROLA
TECHNICAL DATA
5-1
SECTION 5 RESETS AND INTERRUPTS
Resets and interrupt operations load the program counter with a vector that points to
a new location from which instructions are to be fetched. A reset causes the internal
control registers to be initialized to a known state. The program counter is loaded with
a known starting address and execution of instructions begins. An interrupt temporarily
suspends normal program execution while an interrupt service routine is being execut-
ed. After an interrupt has been serviced, the main program resumes as if there had
been no interruption.
5.1 Resets
There are four possible sources of reset. Power-on reset (POR) and external reset
share the normal reset vector. The computer operating properly (COP) reset and the
clock monitor reset each has its own vector.
5.1.1 Power-On Reset
A positive transition on VDD generates a power-on reset (POR), which is used only for
power-up conditions. POR cannot be used to detect drops in power supply voltages.
A 4064 tcyc (internal clock cycle) delay after the oscillator becomes active allows the
clock generator to stabilize. If RESET is at logical zero at the end of 4064 tcyc, the CPU
remains in the reset condition until RESET goes to logical one.
It is important to protect the MCU during power transitions. To protect data in EE-
PROM, M68HC11 systems need an external circuit that holds the RESET pin low
whenever VDD is below the minimum operating level. This external voltage level de-
tector, or other external reset circuits, are the usual source of reset in a system. The
POR circuit only initializes internal circuitry during cold starts. Refer to Figure 2–3.
5.1.2 External Reset (RESET)
The CPU distinguishes between internal and external reset conditions by sensing
whether the reset pin rises to a logic one in less than two E-clock cycles after an inter-
nal device releases reset. When a reset condition is sensed, the RESET pin is driven
low by an internal device for four E-clock cycles, then released. Two E-clock cycles
later it is sampled. If the pin is still held low, the CPU assumes that an external reset
has occurred. If the pin is high, it indicates that the reset was initiated internally by ei-
ther the COP system or the clock monitor. It is not advisable to connect an external
resistor capacitor (RC) power-up delay circuit to the reset pin of M68HC11 devices be-
cause the circuit charge time constant can cause the device to misinterpret the type of
reset that occurred.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68HC705J2CP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP20
MC68HLC908QY1DT 8-BIT, FLASH, 2 MHz, MICROCONTROLLER, PDSO16
MC68HLC908QY4P 8-BIT, FLASH, 2 MHz, MICROCONTROLLER, PDIP16
MC912DT128PCPV 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP112
MCF5485CZP200 32-BIT, 200 MHz, RISC PROCESSOR, PBGA388
相关代理商/技术参数
参数描述
MC68HC11F1VFN4 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11F1VFNE3 制造商:Freescale Semiconductor 功能描述:
MC68HC11F1VFU 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11F1VFU1 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11F1VFU3 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers