收藏本站
参数资料
型号： MC68HC11F1VPU3
厂商： MOTOROLA INC
元件分类： 微控制器/微处理器
英文描述： Technical Summary 8-Bit Microcontroller
中文描述： 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQFP80
封装： 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, LQFP-80
文件页数： 133/163页
文件大小： 711K
代理商： MC68HC11F1VPU3
MC68HC11F1
RESETS AND INTERRUPTS
MOTOROLA
TECHNICAL DATA
5-9
For some interrupt sources, such as the SCI interrupts, the flags are automatically
cleared during the normal course of responding to the interrupt requests. For example,
the RDRF flag in the SCI system is cleared by the automatic clearing mechanism con-
sisting of a read of the SCI status register while RDRF is set, followed by a read of the
SCI data register. The normal response to an RDRF interrupt request would be to read
the SCI status register to check for receive errors, then to read the received data from
the SCI data register. These two steps satisfy the automatic clearing mechanism with-
out requiring any special instructions.
5.4.1 Interrupt Recognition and Register Stacking
An interrupt can be recognized at any time after it is enabled by its local mask, if any,
and by the global mask bit in the CCR. Once an interrupt source is recognized, the
CPU responds at the completion of the instruction being executed. Interrupt latency
varies according to the number of cycles required to complete the current instruction.
When the CPU begins to service an interrupt, the contents of the CPU registers are
pushed onto the stack in the order shown in Table 5-5. After the CCR value is stacked,
the I bit and the X bit (if XIRQ is pending) are set to inhibit further interrupts. The inter-
rupt vector for the highest priority pending source is fetched, and execution continues
Table 5-4 Interrupt and Reset Vector Assignments
Vector Address
Interrupt Source
CCR
Mask Bit
Local Mask
FFC0, C1 – FFD4, D5
Reserved
—
FFD6, D7
SCI Serial System
I
SCI Receive Data Register Full
RIE
SCI Receiver Overrun
RIE
SCI Transmit Data Register Empty
TIE
SCI Transmit Complete
TCIE
SCI Idle Line Detect
ILIE
FFD8, D9
SPI Serial Transfer Complete
I
SPIE
FFDA, DB
Pulse Accumulator Input Edge
I
PAII
FFDC, DD
Pulse Accumulator Overflow
I
PAOVI
FFDE, DF
Timer Overflow
I
TOI
FFE0, E1
Timer Input Capture 4/Output Compare 5
I
I4/O5I
FFE2, E3
Timer Output Compare 4
I
OC4I
FFE4, E5
Timer Output Compare 3
I
OC3I
FFE6, E7
Timer Output Compare 2
I
OC2I
FFE8, E9
Timer Output Compare 1
I
OC1I
FFEA, EB
Timer Input Capture 3
I
IC3I
FFEC, ED
Timer Input Capture 2
I
IC2I
FFEE, EF
Timer Input Capture 1
I
IC1I
FFF0, F1
Real-Time Interrupt
I
RTII
FFF2, F3
IRQ
I
None
FFF4, F5
XIRQ Pin
X
None
FFF6, F7
Software Interrupt
None
FFF8, F9
Illegal Opcode Trap
None
FFFA, FB
COP Failure
None
NOCOP
FFFC, FD
Clock Monitor Fail
None
CME
FFFE, FF
RESET
None
相关PDF资料
PDF描述
MC68HC11F1VPU4 Technical Summary 8-Bit Microcontroller
MI-QC211-MWY Military DC-DC Power Supplies
MI-QC211-MXY Military DC-DC Power Supplies
MI-QC211-MYY Military DC-DC Power Supplies
MI-QC212-IUY Military DC-DC Power Supplies
相关代理商/技术参数
参数描述
MC68HC11F1VPU4 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11FC0 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11FC0CFU4 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11FC0CFU5 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11FC0CPU4 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*