- 您现在的位置：买卖IC网 > PDF目录69028 > MC68HC705G1B (MOTOROLA INC) 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56 PDF资料下载
参数资料
| 型号： | MC68HC705G1B |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| 封装： | SDIP-56 |
| 文件页数： | 94/124页 |
| 文件大小： | 732K |
| 代理商： | MC68HC705G1B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页当前第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
MC68HC05G1
MOTOROLA
8-5
SERIAL PERIPHERAL INTERFACE
8
8.2.3
Slave Select (SS)
The slave select (SS) pin is a xed input which receives an active low signal that is generated by
the master device to enable slave device(s) to accept data. To ensure that data will be accepted
by a slave device, the SS signal line must be a logic low prior to occurrence of serial SCK and must
remain low until after the last (eighth) SCK cycle. Figure 8-2 illustrates the relationship between
SCK and the data for two different level combinations of CPHA, when SS is pulled low. These are:
1) with CPHA = 1 or 0, the rst bit or data is applied to the MISO line for transfer, and 2) when
CPHA = 0 the slave device is prevented from writing to its data register. Refer to the WCOL status
ag in the serial peripheral status register (bit 6, location $2B) description for further information
on the effects that the SS input and CPHA control bit have on the I/O register. A high level SS
signal forces the MISO line to the impedance state. Also, SCK and the MOSI line are ignored by
a slave device when its SS signal is high.
When the device is a master, it constantly monitors its SS signal input for a logic low. the master
device will become a slave device any time its SS signal is detected low. This ensures that there
is only one master controlling the SS line for a particular system. When the SS line is detected
low, it clears the MSTR control bit in the SPSR (bit 4, location $2A). Also, control bit SPE in the
SPCR (bit 6, location $2A) is cleared and causes the serial peripheral interface to be disabled. The
MODF ag bit in the serial peripheral status register (location $2B) is also set to indicate to the
master device that another device is attempting to become a master. Two devices attempting to
be outputs are normally the result of a software error; however, a system could be congured
which would contain a default master which would automatically “take-over” and restart the
system.
8.2.4
Serial Clock (SCK)
The serial clock is used to synchronize the movement of data both in and out the device through
its MOSI and MISO pins. The master and slave devices are capable of exchanging a data byte of
information during a sequence of eight clock pulses. Since SCK is generated by the master
device, the SCK line becomes an input in all slave devices and synchronizes slave data transfer.
The type of clock and its relationship to data are controlled by the CPOL and CPHA bits in the
SPCR (location $2A). Refer to Figure 8-2 for timing.
The master device generates the SCK through a circuit driven by the internal processor clock. Two
bits (SPR0 and SPR1) in the SPCR (location $2A) of the master device select the clock rate. The
master device uses the SCK to latch incoming slave device data on the MISO line and shifts out
data to the slave device on the MOSI line. Both master and slave devices must be operated in the
same timing mode as controlled by the CPOL and CPHA bit in the SPCR. In the slave device,
SPR0, SPR1 have no effect on the operation of the serial peripheral interface. Timing is shown in
TPG
67
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC705G1FU | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC05G1B | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC705JB2DW | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC705JB2P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC705JB4P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC705J1A | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC705J1ACDW | 功能描述:IC MCU 4MHZ 1.2K OTP 20-SOIC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
| MC68HC705J1ACP | 功能描述:IC MCU 4MHZ 1.2K OTP 20-DIP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
| MC68HC705J1ACPE | 功能描述:8位微控制器 -MCU HCO5 CORE+1.2K RAM + EPR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC68HC705J2CDW | 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:MicroController, 8-Bit, 20 Pin, Plastic, SOP |
发布紧急采购，3分钟左右您将得到回复。