- 您现在的位置：买卖IC网 > PDF目录4052 > MC68MH360ZQ33L (Freescale Semiconductor)IC MPU QUICC 33MHZ 357-PBGA PDF资料下载
参数资料
| 型号： | MC68MH360ZQ33L |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 78/158页 |
| 文件大小： | 0K |
| 描述： | IC MPU QUICC 33MHZ 357-PBGA |
| 标准包装： | 44 |
| 系列： | M683xx |
| 处理器类型： | M683xx 32-位 |
| 速度： | 33MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 357-BBGA |
| 供应商设备封装： | 357-PBGA（25x25） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页当前第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
QMC Supplement
1.7 SCC Changes on the Fly
Changes can be made on the y in the QMC routing tables, but changes made in the SI
RAM require the link to be disconnected. If the connection is maintained during changes,
synchronization and routing errors are likely to happen in the current frame. A workaround
uses a shadow RAM routing table. The shadow table can hold alternative routing
information to be switched in at the appropriate time slot boundary. The drawback to this
method is that the number of entries in the SI RAM is reduced by half. But since the routing
tables in the QMC protocol are being changed anyway, the recommended solution is to
have all relevant time slots routed to the SCC.
The SI RAM also gives the user the capability to multiplex other channels to and from a
TDM if not all time slots are used by the QMC. A third option is to have several external
devices multiplexed. Use the open collector mode if several QUICCs or PowerQUICCs are
connected together for subchanneling applications.
1.8 SI RAM Errors
The following three types of errors are identied:
Data bit error
Clock pulse error
Synchronization pulse error
Errors in frame-based protocols are easy to detect by the protocol controller. An error in an
HDLC channel is detected at the end of a frame when a buffer is closed and all status bits
are reported in the buffer descriptor (BD). The error type for bit errors is normally CRC
errors. For errors occurring in the SI (noise on clock or synchronization pulses), the error
may also be of type frame-length-violation or non-octet-aligned. See Chapter 5, “Buffer
Descriptors,” for more information. This section covers the type of errors reported through
the buffer descriptors. For transparent channels, the error detection mechanism is left to the
user in higher-level software. Most transparent channels, such as voice carriers, are tolerant
of errors. Frame-based channels, on the other hand, require error detection since they often
rely on critical control messages.
The number of clocks that occur between sync pulses is given in the SI RAM programming.
The clock-counting state machine expects a new sync pulse after the end of each frame. The
following paragraphs discuss the different error cases and describe the counter state and the
frame delay before synchronization is resumed.
A clock pulse error occurs if other than exactly one clock pulse is detected by the SI RAM
in a given frame. In this error case, since the SI RAM bases its routing on counting clock
pulses, the now corrupted signal routing affects all channels. The SI RAM expects another
sync pulse when it reaches the last entry of the frame.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| FMC43DRXH-S734 | CONN EDGECARD 86POS DIP .100 SLD |
| FMC36DRYS-S93 | CONN EDGECARD 72POS .100 DIP SLD |
| MC68MH360VR33L | IC MPU QUICC 33MHZ 357-PBGA |
| FMM43DSES-S243 | CONN EDGECARD 86POS .156 EYELET |
| FSM44DSEF-S243 | CONN EDGECARD 88POS .156 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68MH360ZQ33LR2 | 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68P11E1CFN2R2 | 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk |
| MC68P11E1CFNE2R | 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC68P-3-2 | 制造商:PARKER 功能描述: |
| MC-68PLCC | 制造商:SPC Multicomp 功能描述:SOCKET PLCC 68 PIN THRU-HOLE 制造商:SPC Multicomp 功能描述:SOCKET, PLCC, 68 PIN, THRU-HOLE 制造商:PRIVATE LABEL 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of C 制造商:SPC Multicomp 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of Contacts:68, Pitch Spacing:1.27mm, Contact Termination:Through Hole Vertical, Contact Material:Phosphor Bronze, Contact Plating:Tin , RoHS Compliant: Yes |
发布紧急采购，3分钟左右您将得到回复。