- 您现在的位置：买卖IC网 > PDF目录4033 > MC7457VG1267LC (Freescale Semiconductor)IC MPU RISC 1267MHZ 483FCCBGA PDF资料下载
参数资料
| 型号： | MC7457VG1267LC |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 10/71页 |
| 文件大小： | 0K |
| 描述： | IC MPU RISC 1267MHZ 483FCCBGA |
| 标准包装： | 36 |
| 系列： | MPC74xx |
| 处理器类型： | 32-位 MPC74xx PowerPC |
| 速度： | 1.267GHz |
| 电压： | 1.3V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 483-BCBGA，FCCBGA |
| 供应商设备封装： | 483-FCCBGA（29x29） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 8
Electrical and Thermal Characteristics
Freescale Semiconductor
18
Figure 3 provides the SYSCLK input timing diagram.
Figure 3. SYSCLK Input Timing Diagram
5.2.2
Processor Bus AC Specifications
Table 9 provides the processor bus AC timing specifications for the MPC7457 as defined in Figure 4 and
Figure 5. Timing specifications for the L3 bus are provided in Section 5.2.3, “L3 Clock AC
Internal PLL relock time
—100
μs7
Notes:
1.
Caution: The SYSCLK frequency and PLL_CFG[0:4] settings must be chosen such that the resulting SYSCLK (bus)
frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating
frequencies. Refer to the PLL_CFG[0:4] signal description in Section 1.9.1, “PLL Configuration,” for valid PLL_CFG[0:4]
settings.
2. Assumes lightly-loaded, single-processor system; see Section 5.2.1, “Clock AC Specifications” for more information.
3. Rise and fall times for the SYSCLK input measured from 0.4 to 1.4 V.
4. Timing is guaranteed by design and characterization.
5. Guaranteed by design.
6. The SYSCLK driver’s closed loop jitter bandwidth should be less than 1.5 MHz at –3 dB.
7. Relock timing is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for PLL
lock after a stable VDD and SYSCLK are reached during the power-on reset sequence. This specification also applies when
the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted
for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
Table 8. Clock AC Timing Specifications (continued)
At recommended operating conditions. See Table 4.
Characteristic
Symbol
Maximum Processor Core Frequency
Unit
Notes
867 MHz
1000 MHz
1200 MHz
1267 MHz
Min
Max
Min
Max
Min
Max
Min
Max
SYSCLK
VM
CVIH
CVIL
VM = Midpoint Voltage (OVDD/2)
tSYSCLK
tKR
tKF
tKHKL
相关PDF资料 |
PDF描述 |
|---|---|
| MC8641DVU1333JE | IC MPU DUAL CORE E600 1023FCCBGA |
| MC8641DHX1333JE | IC DUAL CORE PROCESSOR 1023-CBGA |
| IDT70V9169L7PF | IC SRAM 144KBIT 7NS 100TQFP |
| XC4028XL-1HQ160C | IC FPGA C-TEMP 3.3V 1SPD 160HQFP |
| XC4028XL-1BG352I | IC FPGA I-TEMP 3.3V 1SPD 352MBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC7457VG733NC | 功能描述:IC MPU RISC 733MHZ 483FCCBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC74xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| MC7457VG867NC | 功能描述:微处理器 - MPU APOLO7 RV1.2 1.1V 105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC74A5-33SNTR | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| MC74A5-50T | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| MC74AC00 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:QUAD 2-INPUT NAND GATE |
发布紧急采购，3分钟左右您将得到回复。