- 您现在的位置：买卖IC网 > PDF目录80343 > MC80C52EXXX-16SB (ATMEL CORP) 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 PDF资料下载
参数资料
| 型号： | MC80C52EXXX-16SB |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| 封装： | 0.600 INCH, SIDE BRAZED, DIP-40 |
| 文件页数： | 16/46页 |
| 文件大小： | 7004K |
| 代理商： | MC80C52EXXX-16SB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
148
7593L–AVR–09/12
AT90USB64/128
Figure 16-3. Output Compare unit, block diagram.
The OCR2x Register is double buffered when using any of the Pulse Width Modulation (PWM)
modes. For the Normal and Clear Timer on Compare (CTC) modes of operation, the double
buffering is disabled. The double buffering synchronizes the update of the OCR2x Compare
Register to either top or bottom of the counting sequence. The synchronization prevents the
occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.
The OCR2x Register access may seem complex, but this is not case. When the double buffering
is enabled, the CPU has access to the OCR2x Buffer Register, and if double buffering is dis-
abled the CPU will access the OCR2x directly.
16.4.1
Force output compare
In non-PWM waveform generation modes, the match output of the comparator can be forced by
writing a one to the Force Output Compare (FOC2x) bit. Forcing compare match will not set the
OCF2x Flag or reload/clear the timer, but the OC2x pin will be updated as if a real compare
match had occurred (the COM2x1:0 bits settings define whether the OC2x pin is set, cleared or
toggled).
16.4.2
Compare Match Blocking by TCNT2 Write
All CPU write operations to the TCNT2 Register will block any compare match that occurs in the
next timer clock cycle, even when the timer is stopped. This feature allows OCR2x to be initial-
ized to the same value as TCNT2 without triggering an interrupt when the Timer/Counter clock is
enabled.
16.4.3
Using the Output Compare unit
Since writing TCNT2 in any mode of operation will block all compare matches for one timer clock
cycle, there are risks involved when changing TCNT2 when using the Output Compare channel,
independently of whether the Timer/Counter is running or not. If the value written to TCNT2
equals the OCR2x value, the compare match will be missed, resulting in incorrect waveform
generation. Similarly, do not write the TCNT2 value equal to BOTTOM when the counter is
downcounting.
OCFnx (int.req.)
= (8-bit comparator)
OCRnx
OCnx
DATA BUS
TCNTn
WGMn1:0
Waveform generator
top
FOCn
COMnX1:0
bottom
相关PDF资料 |
PDF描述 |
|---|---|
| MQ80C32-16SBD | 8-BIT, 16 MHz, MICROCONTROLLER, CQFP44 |
| MQ80C32-16SCR | 8-BIT, 16 MHz, MICROCONTROLLER, CQFP44 |
| MQ80C52CXXX-20SBR | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44 |
| MD80C32E-30/883D | 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40 |
| MQ80C32E-30SB | 8-BIT, 30 MHz, MICROCONTROLLER, CQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC80D21000G | 制造商:COR 功能描述:RN |
| MC80F0104 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0104B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0104D | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0204 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
发布紧急采购，3分钟左右您将得到回复。