- 您现在的位置：买卖IC网 > PDF目录69030 > MC92602ZTA (MOTOROLA INC) SPECIALTY MICROPROCESSOR CIRCUIT, PBGA196 PDF资料下载
参数资料
| 型号： | MC92602ZTA |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA196 |
| 封装： | MAPBGA-196 |
| 文件页数： | 37/98页 |
| 文件大小： | 896K |
| 代理商： | MC92602ZTA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
3-12
MC92602 SERDES Reference Manual
MOTOROLA
Functional Description
3.3.7
Receiver Interface Clock Timing Modes
The receiver interface is double data rate, source synchronous. Each of the receiver’s six
output signals are timed relative to the rising and falling edges of the receiver interface
clock output, RECV_x_CLK. The receiver interface clock frequency may be selected
between its own recovered clock frequency, receiver A’s recovered clock frequency, or the
frequency of the reference clock input REF_CLK.
The recovered clock enable signal, RCCE, determines if the receiver interface is timed to
the recovered clock or to the local reference clock. Asserting RCCE enables timing relative
to the recovered clock, and set low enables timing relative to the reference clock. When
RCCE is asserted high, then the signal RECV_REF_A is used to select the recovered clock
to be used. If RECV_REF_A is asserted then Channel A’s recovered clock is used for all
four channels. If it is low then each channel uses its own recovered clock.
The receiver interface clock signals, RECV_x_CLK, will always be present when the PLL
is in lock. This is true even if there is no signal present on the serial inputs or if the receiver
has not achieved alignment or byte sync. The frequency of the receiver clock will be the
local reference clock. The clock signals however, are not present during power up or when
the MC92602 is in reset mode and the PLL is not locked.
3.3.7.1
Recovered Clock Timing Mode
With RCCE asserted, the recovered clock signal, RECV_x_CLK, is generated by the
receiver and, on average, runs at the reference clock frequency of the transmitter at the other
end of the link. The recovered clock is not generated by a clock recovery PLL, but is
generated by the receiver bit-accumulation and byte-alignment logic.
In order to track a transmitter frequency that is offset from the receiver’s reference clock
frequency, the duty cycle and period of the recovered clock is modulated. The MC92602 is
designed to tolerate up to a 250 ppm of frequency offset between transmitter and receiver.
For example: If the transmitter is sending data at a rate faster than the receiver, then a
shortened cycle is generated as needed to track the incoming data rate. Alternately, if the
transmitter is running slower than the receiver, then a long cycle is generated.
The recovered clock duty cycle may be reduced or increased by 2.5% in order to match the
transmitter frequency. For example, if the reference clock frequency is 125MHz, this means
that the minimum recovered clock cycle time is 7.8ns and the maximum recovered clock
cycle is 8.2ns.
NOTE
Devices that interface to a MC92602 that is run in recovered
clock mode must be able to tolerate this modulated clock.
相关PDF资料 |
PDF描述 |
|---|---|
| MC92610VF | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA324 |
| MC9328MXSCVF10R2 | 32-BIT, 100 MHz, MICROPROCESSOR, PBGA225 |
| MC9328MXSVF10 | 32-BIT, 100 MHz, MICROPROCESSOR, PBGA225 |
| MC9328MXSCVF10 | 32-BIT, 100 MHz, MICROPROCESSOR, PBGA225 |
| MC9328MXSCVP10R2 | 32-BIT, 100 MHz, MICROPROCESSOR, PBGA225 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC92603VF | 功能描述:IC TXRX ETH QUAD GIG 256-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| MC92603VM | 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC92604VM | 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
发布紧急采购，3分钟左右您将得到回复。