- 您现在的位置：买卖IC网 > PDF目录45285 > MC9328MXLVP20 (MOTOROLA INC) 200 MHz, RISC PROCESSOR, PBGA225 PDF资料下载
参数资料
| 型号： | MC9328MXLVP20 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 200 MHz, RISC PROCESSOR, PBGA225 |
| 封装： | 13 X 13 MM, 0.80 MM PITCH, LEAD FREE, PLASTIC, BGA-225 |
| 文件页数： | 68/82页 |
| 文件大小： | 1452K |
| 代理商： | MC9328MXLVP20 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页当前第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
70
MC9328MXL Advance Information
MOTOROLA
Specifications
28
STCK high to STXD high impedance
18.47
28.5
16.2
25.0
ns
29
SRXD setup time before SRCK low
1.14
–
1.0
–
ns
30
SRXD hole time after SRCK low
0
–
0
–
ns
Synchronous Internal Clock Operation (Port C Primary Function2)
31
SRXD setup before STCK falling
15.4
–
13.5
–
ns
32
SRXD hold after STCK falling
0
–
0
–
ns
Synchronous External Clock Operation (Port C Primary Function2)
33
SRXD setup before STCK falling
1.14
–
1.0
–
ns
34
SRXD hold after STCK falling
0
–
0
–
ns
1.
All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a
non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been
inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync
STFS/SRFS shown in the tables and in the figures.
2.
There are 2 sets of I/O signals for the SSI module. They are from Port C primary function (pad 257 to pad
261) and Port B alternate function (pad 283 to pad 288). When SSI signals are configured as outputs, they
can be viewed both at Port C primary function and Port B alternate function. When SSI signals are
configured as input, the SSI module selects the input based on status of the FMCR register bits in the
Clock controller module (CRM). By default, the input are selected from Port C primary function.
3.
bl = bit length; wl = word length.
Table 30. SSI (Port B Alternate Function) Timing Parameter Table
Ref
No.
Parameter
1.8V ± 0.10V
3.0V ± 0.30V
Unit
Minimum
Maximum
Minimum
Maximum
Internal Clock Operation1 (Port B Alternate Function2)
1
STCK/SRCK clock period1
95
–
83.3
–
ns
2
STCK high to STFS (bl) high3
1.7
4.8
1.5
4.2
ns
3
SRCK high to SRFS (bl) high3
-0.1
1.0
-0.1
1.0
ns
4
STCK high to STFS (bl) low3
3.08
5.24
2.7
4.6
ns
5
SRCK high to SRFS (bl) low3
1.25
2.28
1.1
2.0
ns
6
STCK high to STFS (wl) high3
1.71
4.79
1.5
4.2
ns
7
SRCK high to SRFS (wl) high3
-0.1
1.0
-0.1
1.0
ns
8
STCK high to STFS (wl) low3
3.08
5.24
2.7
4.6
ns
Table 29. SSI (Port C Primary Function) Timing Parameter Table (Continued)
Ref No.
Parameter
1.8V ± 0.10V
3.0V ± 0.30V
Unit
Minimum
Maximum
Minimum
Maximum
相关PDF资料 |
PDF描述 |
|---|---|
| MC9328MXLVH20R2 | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA256 |
| MC9328MXLDVF20R2 | 200 MHz, RISC PROCESSOR, PBGA225 |
| MC9328MXLDVF20 | 200 MHz, RISC PROCESSOR, PBGA225 |
| MC9328MXLDVH20R2 | 200 MHz, RISC PROCESSOR, PBGA256 |
| MC9328MXLDVM20R2 | 200 MHz, RISC PROCESSOR, PBGA256 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC9328MXLVP20R2 | 功能描述:处理器 - 专门应用 DRAGONBALL MXL 225 PB-FR RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432 |
| MC9328MXS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Advance Information |
| MC9328MXSCVF10 | 制造商:Rochester Electronics LLC 功能描述:REDUCED FEATURE I.MXL - Bulk 制造商:Freescale Semiconductor 功能描述: 制造商:Motorola Inc 功能描述: |
| MC9328MXSCVF10(R2) | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Advance Information |
| MC9328MXSCVF10R2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Advance Information |
发布紧急采购，3分钟左右您将得到回复。