- 您现在的位置：买卖IC网 > PDF目录69030 > MC94MX21DVKN3R2 (FREESCALE SEMICONDUCTOR INC) 350 MHz, MICROPROCESSOR, PBGA289 PDF资料下载
参数资料
| 型号： | MC94MX21DVKN3R2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 350 MHz, MICROPROCESSOR, PBGA289 |
| 封装： | 14 X 14 MM, 1.41 MM HEIGHT, 0.65 MM PITCH, LEAD FREE, PLASTIC, BGA-289 |
| 文件页数： | 37/98页 |
| 文件大小： | 1326K |
| 代理商： | MC94MX21DVKN3R2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
MC94MX21 Technical Data, Rev. 1.
42
Freescale Semiconductor
Specifications
3.13
External Memory Interface (EMI) Electricals
3.13.1
NAND-Flash Controller (NFC) Interface
Figure 33, Figure 34, Figure 35, and Figure 36 depict the relative timing requirements among different
signals of the NFC at module level, and Table 28 lists the timing parameters. The NAND Flash Controller
(NFC) timing parameters are based on the internal NFC clock generated by the Clock Controller module,
where time T is the period of the NFC clock in ns. Per the i.MX21 Reference Manual, specifically the
Phase-Locked (PLL), Clock, and Reset Controller
chapter, the NFC clock is derived from the same clock
which drives the CPU clock (FCLK) that is fed through the NFCDIV block to generate the NFC clock.
The relationship between the NFC clock and the external timing parameters of the NFC is provided in
Table 28 also provides two examples of external timing parameters with NFC clock frequencies of
22.17 MHz and 33.25 MHz. For example, assuming a 266 MHz FCLK (CPU clock), NFCDIV should be
set to divide-by-12 to generate a 22.17 MHz NFC clock and divide-by-8 to generate a 33.25 MHz NFC
clock. The user should compare the parameters of the selected NAND Flash memory with the NFC
external timing parameters to determine the proper NFC clock. The maximum NFC clock allowed is
66 MHz
. It should also be noted that the default NFC clock on power up is 16.63 MHz.
Figure 33. Command Latch Cycle Timing DIagram
NFCLE
NFCE
NFWE
NFALE
NFIO[7:0]
command
NF9
NF8
NF1
NF2
NF5
NF3
NF4
NF6
NF7
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MC94MX21DVKN3
相关PDF资料 |
PDF描述 |
|---|---|
| MC9S08FL8CLC | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, QFP32 |
| MC9S08FL8CBM | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP32 |
| MC9S08FL16CBM | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP32 |
| MC9S08GW64CLH | MICROCONTROLLER, PQFP64 |
| MC9S08GW64CLK | MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC94MX21DVKN3R2 | 制造商:Freescale Semiconductor 功能描述:32-bit Embedded Microprocessors |
| MC950 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC951 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC952 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC953 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:INTEGRATED CIRCUITS |
发布紧急采购，3分钟左右您将得到回复。