参数资料
型号: MC9RS08KA2CSC
厂商: Freescale Semiconductor
文件页数: 3/136页
文件大小: 0K
描述: IC MCU 8-BIT 2K FLASH 8-SOIC
产品培训模块: Mechatronics
USBSpyder08 Discovery Kit
RS08KA2 Low-End Microcontroller Series
MC9RS08KA8 Microcontroller
标准包装: 98
系列: RS08
核心处理器: RS08
芯体尺寸: 8-位
速度: 10MHz
外围设备: LVD,POR,WDT
输入/输出数: 4
程序存储器容量: 2KB(2K x 8)
程序存储器类型: 闪存
RAM 容量: 63 x 8
电压 - 电源 (Vcc/Vdd): 1.8 V ~ 5.5 V
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
包装: 管件
产品目录页面: 726 (CN2011-ZH PDF)
配用: DEMO9RS08KA2-ND - DEMO BOARD FOR 9RS08KA2
Chapter 12 Development Support
MC9RS08KA2 Series Data Sheet, Rev. 4
100
Freescale Semiconductor
The BDC serial communication protocol requires the host to know the target BDC clock speed.
Commands and data are sent most significant bit first (MSB-first) at 16 BDC clock cycles per bit. The
interface times out if 512 BDC clock cycles occur between falling edges from the host. Any BDC
command that was in progress when this timeout occurs is aborted without affecting the memory or
operating mode of the target MCU system.
Figure 12-3 shows an external host transmitting a logic 1 or 0 to the BKGD pin of a target MCU. The host
is asynchronous to the target so there is a 0-to-1 cycle delay from the host-generated falling edge to where
the target perceives the beginning of the bit time. Ten target BDC clock cycles later, the target senses the
bit level on the BKGD pin. Typically, the host actively drives the pseudo-open-drain BKGD pin during
host-to-target transmissions to speed up rising edges. Because the target does not drive the BKGD pin
during the host-to-target period, there is no need to treat the line as an open-drain signal during this period.
Figure 12-3. BDC Host-to-Target Serial Bit Timing
Figure 12-4 shows the host receiving a logic 1 from the target MCU. Because the host is asynchronous to
the target, there is a 0-to-1 cycle delay from the host-generated falling edge on BKGD to the perceived
start of the bit time in the target. The host holds the BKGD pin low long enough for the target to recognize
it (at least two target BDC cycles). The host must release the low drive before the target drives a brief
active-high speedup pulse seven cycles after the perceived start of the bit time. The host must sample the
bit level approximately 10 cycles after it started the bit time.
EARLIEST START
TARGET SENSES BIT LEVEL
10 CYCLES
SYNCHRONIZATION
UNCERTAINTY
BDC CLOCK
(TARGET MCU)
HOST
TRANSMIT 1
HOST
TRANSMIT 0
PERCEIVED START
OF BIT TIME
OF NEXT BIT
相关PDF资料
PDF描述
1588172-2 MPO ADAPTER ASSY. W/CLIP
VI-B4L-CU-F1 CONVERTER MOD DC/DC 28V 200W
VI-B4K-CU-F2 CONVERTER MOD DC/DC 40V 200W
501933-2 BKHD ASSY FSD,B, PANEL MT EARS
501933-3 BKHD ASSY FSD,M, PANEL MT EARS
相关代理商/技术参数
参数描述
MC9RS08KA2CSCR 功能描述:8位微控制器 -MCU 2K FLASH W/ ACMP 62 RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC9RS08KA2DB 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC9RS08KA2PC 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC9RS08KA2SC 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC9RS08KA4 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MCU Block Diagram