
Chapter 10 Inter-Integrated Circuit (S08IICV2)
MC9S08SG32 Data Sheet, Rev. 7
158
Freescale Semiconductor
10.3.5
IIC Data I/O Register (IICD)
NOTE
When transitioning out of master receive mode, the IIC mode should be
switched before reading the IICD register to prevent an inadvertent
initiation of a master receive data transfer.
In slave mode, the same functions are available after an address match has occurred.
The TX bit in IICC must correctly reect the desired direction of transfer in master and slave modes for
the transmission to begin. For instance, if the IIC is congured for master transmit but a master receive is
desired, reading the IICD does not initiate the receive.
Reading the IICD returns the last byte received while the IIC is congured in master receive or slave
receive modes. The IICD does not reect every byte transmitted on the IIC bus, nor can software verify
that a byte has been written to the IICD correctly by reading it back.
In master transmit mode, the rst byte of data written to IICD following assertion of MST is used for the
address transfer and should comprise of the calling address (in bit 7 to bit 1) concatenated with the required
R/W bit (in position bit 0).
10.3.6
IIC Control Register 2 (IICC2)
76543210
R
DATA
W
Reset
00000000
Figure 10-7. IIC Data I/O Register (IICD)
Table 10-8. IICD Field Descriptions
Field
Description
7–0
DATA
Data — In master transmit mode, when data is written to the IICD, a data transfer is initiated. The most signicant
bit is sent rst. In master receive mode, reading this register initiates receiving of the next byte of data.
76543210
R
GCAEN
ADEXT
000
AD10
AD9
AD8
W
Reset
00000000
= Unimplemented or Reserved
Figure 10-8. IIC Control Register (IICC2)