参数资料
型号: MCF52221CAF66
厂商: Freescale Semiconductor
文件页数: 18/55页
文件大小: 0K
描述: IC MCU 128K FLASH 66MHZ 100-LQFP
标准包装: 90
系列: MCF5222x
核心处理器: Coldfire V2
芯体尺寸: 32-位
速度: 66MHz
连通性: I²C,SPI,UART/USART,USB OTG
外围设备: DMA,LVD,POR,PWM,WDT
输入/输出数: 56
程序存储器容量: 128KB(128K x 8)
程序存储器类型: 闪存
RAM 容量: 16K x 8
电压 - 电源 (Vcc/Vdd): 3 V ~ 3.6 V
数据转换器: A/D 8x12b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 100-LQFP
包装: 托盘
配用: M52221DEMO-ND - BOARD DEMO FOR MCF52221
MCF52223 ColdFire Microcontroller, Rev. 3
Family Configurations
Freescale Semiconductor
25
1.16
EzPort Signal Descriptions
Table 18 contains a list of EzPort external signals.
Development Serial
Input
DSI
Development Serial Input - Internally synchronized input that provides
data input for the serial communication port to the debug module, after
the DSCLK has been seen as high (logic 1).
I
Development Serial
Output
DSO
Development Serial Output - Provides serial output communication for
debug module responses. DSO is registered internally. The output is
delayed from the validation of DSCLK high.
O
Debug Data
DDATA[3:0]
Display captured processor data and breakpoint status. The CLKOUT
signal can be used by the development system to know when to
sample DDATA[3:0].
O
Processor Status Clock
PSTCLK
Processor Status Clock - Delayed version of the processor clock. Its
rising edge appears in the center of valid PST and DDATA output.
PSTCLK indicates when the development system should sample PST
and DDATA values.
If real-time trace is not used, setting CSR[PCD] keeps PSTCLK, and
PST and DDATA outputs from toggling without disabling triggers.
Non-quiescent operation can be reenabled by clearing CSR[PCD],
although the external development systems must resynchronize with
the PST and DDATA outputs.
PSTCLK starts clocking only when the first non-zero PST value (0xC,
0xD, or 0xF) occurs during system reset exception processing.
O
Processor Status
Outputs
PST[3:0]
Indicate core status. Debug mode timing is synchronous with the
processor clock; status is unrelated to the current bus transfer. The
CLKOUT signal can be used by the development system to know
when to sample PST[3:0].
O
All Processor Status
Outputs
ALLPST
Logical AND of PST[3:0]. The CLKOUT signal can be used by the
development system to know when to sample ALLPST.
O
Table 18. EzPort Signal Descriptions
Signal Name
Abbreviation
Function
I/O
EzPort Clock
EZPCK
Shift clock for EzPort transfers.
I
EzPort Chip Select
EZPCS
Chip select for signalling the start and end of
serial transfers.
I
EzPort Serial Data In
EZPD
EZPD is sampled on the rising edge of
EZPCK.
I
EzPort Serial Data Out
EZPQ
EZPQ transitions on the falling edge of
EZPCK.
O
Table 17. Debug Support Signals (continued)
Signal Name
Abbreviation
Function
I/O
相关PDF资料
PDF描述
DS80C320-ECG/T&R IC MCU HI SPEED 25MHZ 44-TQFP
DS87C530-ENL IC MCU EPR/ROM W/RTC 33MZ 52TQFP
DS87C530-ECL IC MCU EPR/ROM W/RTC 33MZ 52TQFP
1061541021 ADPT OPT MULTIMODE SC-ST BEIGE
1061541011 ADPT OPT MULTIMODE FC-SC BEIGE
相关代理商/技术参数
参数描述
MCF52221CAF80 功能描述:32位微控制器 - MCU 32-BIT MCU W/ USB FS OTG RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT
MCF52221CVM66 功能描述:32位微控制器 - MCU 32-BIT MCU W/ USB FS OTG RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT
MCF52221CVM80 功能描述:32位微控制器 - MCU 32-BIT MCU W/ USB FS OTG RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT
MCF52223 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ColdFire Microcontroller
MCF52223_07 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ColdFire Microcontroller