- 您现在的位置：买卖IC网 > PDF目录67985 > MCF52234CAF60 (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | MCF52234CAF60 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PQFP80 |
| 封装： | LQFP-80 |
| 文件页数： | 2/48页 |
| 文件大小： | 633K |
| 代理商： | MCF52234CAF60 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
MCF52235 ColdFire Microcontroller Data Sheet, Rev. 0
Preliminary
MCF52235 Family Configurations
Freescale Semiconductor
10
prefetched instructions awaiting execution in the Operand Execution Pipeline (OEP). The OEP includes
two pipeline stages. The first stage decodes instructions and selects operands (DSOC); the second stage
(AGEX) performs instruction execution and calculates operand effective addresses, if needed.
The V2 core implements the ColdFire Instruction Set Architecture Revision A+ (see the ColdFire Family
Programmer’s Reference Manual for instruction set details) which includes support for a separate user
stack pointer register and four new instructions to assist in bit processing. Additionally, the MCF52235
core includes the enhanced multiply-accumulate unit (EMAC) for improved signal processing capabilities.
The MAC implements a 4-stage arithmetic pipeline, optimized for 32 x 32 bit operations, with support for
four 48-bit accumulators. Supported operands include 16- and 32-bit signed and unsigned integers as well
as signed fractional operands and a complete set of instructions to process these data types. The EMAC
provides superb support for execution of DSP operations within the context of a single processor at a
minimal hardware cost.
1.2.3
Debug Module
The ColdFire processor core debug interface is provided to support system debugging in conjunction with
low-cost debug and emulator development tools. Through a standard debug interface users can access
debug information, and on 112- and 121-lead packages real-time tracing capability is provided. This
allows the processor and system to be debugged at full speed without the need for costly in-circuit
emulators. The debug interface is a superset of the BDM interface provided on Freescale’s 683xx family
of parts. The MCF52235 supports Revision B+ of the ColdFire debug architecture (DEBUG_B+).
The on-chip breakpoint resources include a total of nine programmable 32-bit registers: two address
registers, two data registers (one data register and one data mask register), four 32-bit PC registers and one
PC mask register. These registers can be accessed through the dedicated debug serial communication
channel or from the processor’s supervisor mode programming model. The breakpoint registers can be
configured to generate triggers by combining the address, data, and PC conditions in a variety of single-
or dual-level definitions. The trigger event can be programmed to generate a processor halt or initiate a
debug interrupt exception.
The MCF52235’s interrupt servicing options during emulator mode allow real-time critical interrupt
service routines to be serviced while processing a debug interrupt event, thereby ensuring that the system
continues to operate even during debugging.
To support program trace, the V2 debug module provides processor status (PST[3:0]) and debug data
(DDATA[3:0]) ports. These buses and the PSTCLK output provide execution status, captured operand
data, and branch target addresses defining processor activity at the CPU’s clock rate. The MCF52235
includes a new debug signal, ALLPST. This signal is the logical ‘AND’ of the processor status (PST[3:0])
signals and is useful for detecting when the processor is in a halted state (PST[3:0] = 1111).
The full debug/trace interface is available only on the 112- and 121-pin packages. However, every product
features the dedicated debug serial communication channel (DSI, DSO, DSCLK) and the ALLPST signal.
1.2.4
JTAG
The MCF52235 supports circuit board test strategies based on the Test Technology Committee of IEEE
and the Joint Test Action Group (JTAG). The test logic includes a test access port (TAP) consisting of a
相关PDF资料 |
PDF描述 |
|---|---|
| MCF5282CVM66 | 32-BIT, 66 MHz, RISC PROCESSOR, PBGA256 |
| MCF5307CFT66B | 32-BIT, 66 MHz, RISC PROCESSOR, PQFP208 |
| MCF5307FT90B | 32-BIT, 90 MHz, RISC PROCESSOR, PQFP208 |
| MCF5307FT66B | 32-BIT, 66 MHz, RISC PROCESSOR, PQFP208 |
| SPAK5307FT90B | 32-BIT, 90 MHz, RISC PROCESSOR, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCF52234CAL60 | 功能描述:32位微控制器 - MCU KIRIN2E EPP RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| MCF52234CVM60 | 功能描述:32位微控制器 - MCU KIRIN2E 121 MAPBGA EPP RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| MCF52234CVM60J | 功能描述:32位微控制器 - MCU MCU 32-Bit RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| MCF52235 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ColdFire Microcontroller |
| MCF52235_06 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microcontroller |
发布紧急采购，3分钟左右您将得到回复。