- 您现在的位置：买卖IC网 > PDF目录80544 > MCF52234CVM60 (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PBGA121 PDF资料下载
参数资料
| 型号： | MCF52234CVM60 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PBGA121 |
| 封装： | 12 X 12 MM, 1 MM PITCH, PLASTIC, MAPBGA-121 |
| 文件页数： | 55/55页 |
| 文件大小： | 636K |
| 代理商： | MCF52234CVM60 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页当前第55页
MCF52235 Family Configurations
MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10
Freescale Semiconductor
9
pipeline, optimized for 16
16 bit operations, with support for one 32-bit accumulator. Supported operands include 16- and
32-bit signed and unsigned integers, signed fractional operands, and a complete set of instructions to process these data types.
The EMAC provides support for execution of DSP operations within the context of a single processor at a minimal hardware
cost.
1.2.3
Integrated Debug Module
The ColdFire processor core debug interface is provided to support system debugging in conjunction with low-cost debug and
emulator development tools. Through a standard debug interface, access debug information and real-time tracing capability is
provided on 112-and 121-lead packages. This allows the processor and system to be debugged at full speed without the need
for costly in-circuit emulators.
The on-chip breakpoint resources include a total of nine programmable 32-bit registers: an address and an address mask register,
a data and a data mask register, four PC registers, and one PC mask register. These registers can be accessed through the
dedicated debug serial communication channel or from the processor’s supervisor mode programming model. The breakpoint
registers can be configured to generate triggers by combining the address, data, and PC conditions in a variety of single- or
dual-level definitions. The trigger event can be programmed to generate a processor halt or initiate a debug interrupt exception.
The MCF52235 implements revision B+ of the ColdFire Debug Architecture.
The MCF52235’s interrupt servicing options during emulator mode allow real-time critical interrupt service routines to be
serviced while processing a debug interrupt event, thereby ensuring that the system continues to operate even during debugging.
To support program trace, the V2 debug module provides processor status (PST[3:0]) and debug data (DDATA[3:0]) ports.
These buses and the PSTCLK output provide execution status, captured operand data, and branch target addresses defining
processor activity at the CPU’s clock rate. The MCF52235 includes a new debug signal, ALLPST. This signal is the logical
AND of the processor status (PST[3:0]) signals and is useful for detecting when the processor is in a halted state (PST[3:0] =
1111).
The full debug/trace interface is available only on the 112 and 121-pin packages. However, every product features the dedicated
debug serial communication channel (DSI, DSO, DSCLK) and the ALLPST signal.
1.2.4
JTAG
The MCF52235 supports circuit board test strategies based on the Test Technology Committee of IEEE and the Joint Test Action
Group (JTAG). The test logic includes a test access port (TAP) consisting of a 16-state controller, an instruction register, and
three test registers (a 1-bit bypass register, a 256-bit boundary-scan register, and a 32-bit ID register). The boundary scan register
links the device’s pins into one shift register. Test logic, implemented using static logic design, is independent of the device
system logic.
The MCF52235 implementation can do the following:
Perform boundary-scan operations to test circuit board electrical continuity
Sample MCF52235 system pins during operation and transparently shift out the result in the boundary scan register
Bypass the MCF52235 for a given circuit board test by effectively reducing the boundary-scan register to a single bit
Disable the output drive to pins during circuit-board testing
Drive output pins to stable levels
1.2.5
On-Chip Memories
1.2.5.1
SRAM
The dual-ported SRAM module provides a general-purpose 16- or 32-Kbyte memory block that the ColdFire core can access
in a single cycle. The location of the memory block can be set to any 16- or 32-Kbyte boundary within the 4-Gbyte address
space. This memory is ideal for storing critical code or data structures and for use as the system stack. Because the SRAM
相关PDF资料 |
PDF描述 |
|---|---|
| MC9S12XEP768VAL | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP112 |
| MC9S12XEQ512MAG | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP144 |
| MC7448VS667NC | 32-BIT, 667 MHz, RISC PROCESSOR, CBGA360 |
| MPC8541CPXALEX | 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA360 |
| MPC8541PXALFX | 32-BIT, 1420 MHz, RISC PROCESSOR, CBGA360 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCF52234CVM60J | 功能描述:32位微控制器 - MCU MCU 32-Bit RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| MCF52235 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ColdFire Microcontroller |
| MCF52235_06 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microcontroller |
| MCF52235_07 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MCF52235_10 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MCF52235 ColdFire Microcontroller Data Sheet |
发布紧急采购，3分钟左右您将得到回复。