- 您现在的位置：买卖IC网 > PDF目录80428 > MCF5407FT220 (MOTOROLA INC) 32-BIT, 220 MHz, RISC PROCESSOR, PQFP208 PDF资料下载
参数资料
| 型号： | MCF5407FT220 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 220 MHz, RISC PROCESSOR, PQFP208 |
| 封装： | 28 X 28 MM, 0.50 MM PITCH, PLASTIC, FQFP-208 |
| 文件页数： | 33/35页 |
| 文件大小： | 441K |
| 代理商： | MCF5407FT220 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页
MOTOROLA
MCF5407 Integrated ColdFire Microprocessor Product Brief
7
ColdFire Module Description
time stalled waiting for instructions. To maximize the performance of conditional branch instructions, the
Version 4 IFP implements a sophisticated two-level acceleration mechanism.
The first level is an 8-entry, direct-mapped branch cache with a 2-bit prediction state (strongly/weakly,
taken/not-taken) for each entry. The branch cache implements instruction folding techniques that allow
conditional branch instructions which are predicted correctly as taken to execute in zero cycles.
For those conditional branches with no information in the branch cache, a second-level, direct-mapped
prediction table containing 128 entries is accessed. Again, each entry uses the same 2-bit prediction state
definition as the branch cache. This branch prediction state is then used to predict the direction of prefetched
conditional branch instructions.
Other change-of-flow instructions, including unconditional branches, jumps, and subroutine calls, use a
similar mechanism where the IFP calculates the target address. The performance of subroutine return
instructions is improved through the use of a four-entry, LIFO return stack.
In all cases, these mechanisms allow the IFP to redirect the fetch stream down the path predicted to be taken
well in advance of the actual instruction execution. The net effect is significantly improved performance.
1.3.1.2
Operand Execution Pipeline (OEP)
The prefetched instruction stream is gated from the FIFO buffer into the five-stage OEP. The OEP consists
of two, traditional two-stage RISC compute engines with a register file access feeding an arithmetic/logic
unit (ALU). The compute engine located at the top of the OEP is typically used for operand memory address
calculations (the address ALU), while the compute engine located at the bottom of the pipeline is used for
instruction execution (the execution ALU). The resulting structure provides 3.9 Gbytes/S data operand
bandwidth at 162 MHz to the two compute engines and supports single-cycle execution speeds for most
instructions, including all load, store and most embedded-load operations. In response to users and
developers, the V4 design supports execution of the ColdFire Revision B instruction set, which adds a small
number of new instructions to improve performance and code density.
The OEP also implements two advanced performance features. It dynamically determines the appropriate
location of instruction execution (either in the address ALU or the execution ALU) based on the pipeline
state. The address compute engine, in conjunction with register renaming resources, can be used to execute
a number of heavily-used opcodes and forward the results to subsequent instructions without any pipeline
stalls. Additionally, the OEP implements instruction folding techniques involving MOVE instructions so
that two instructions can be issued in a single machine cycle. The resulting microarchitecture approaches
the performance of a full superscalar implementation, but at a much lower silicon cost.
1.3.1.3
MAC Module
The MAC unit provides signal processing capabilities for the MCF5407 in a variety of applications
including digital audio and servo control. Integrated as an execution unit in the processor's OEP, the MAC
unit implements a three-stage arithmetic pipeline optimized for 16 x 16 multiplies. Both 16- and 32-bit input
operands are supported by this design in addition to a full set of extensions for signed and unsigned integers
plus signed, fixed-point fractional input operands.
1.3.1.4
Integer Divide Module
Some embedded applications can benefit greatly from the integer divide unit. Integrated as another engine
in the processor’s OEP, the divide module performs a variety of operations using signed and unsigned
integers. The module supports word and longword divides producing quotients and/or remainders.
相关PDF资料 |
PDF描述 |
|---|---|
| MPC7410HX450LE | 32-BIT, 450 MHz, RISC PROCESSOR, CBGA360 |
| M37160M8-XXXFP | 8-BIT, MROM, 8.86 MHz, MICROCONTROLLER, PDSO42 |
| M30290FAVHP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP80 |
| MC8610TPX800GZ | MICROPROCESSOR, PBGA783 |
| MPC8313ECVRAGD | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCF54410CMF250 | 制造商:Freescale Semiconductor 功能描述:MCF54410CMF250 - Bulk |
| MCF54415CMJ250 | 功能描述:微处理器 - MPU COLDFIREV4M CORE C90LP RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MCF54415CMJ250 | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MCU COLDFIRE 250MHZ 256-MA |
| MCF54416CMJ250 | 功能描述:微处理器 - MPU COLDFIREV4M CORE C90LP RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MCF54416CMJ250 | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU COLDFIRE 250MHZ 256-MA |
发布紧急采购，3分钟左右您将得到回复。