- 您现在的位置：买卖IC网 > PDF目录1852 > MCP1754ST-5002E/MB (Microchip Technology)IC REG LDO 5V .15A SOT89-3 PDF资料下载
参数资料
| 型号： | MCP1754ST-5002E/MB |
| 厂商： | Microchip Technology |
| 文件页数： | 18/42页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO 5V .15A SOT89-3 |
| 标准包装： | 1 |
| 稳压器拓扑结构： | 正，固定式 |
| 输出电压： | 5V |
| 输入电压： | 最高 16V |
| 电压 - 压降（标准）： | 0.3V @ 150mA |
| 稳压器数量： | 1 |
| 电流 - 输出： | 150mA（最小） |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | TO-243AA |
| 供应商设备封装： | SOT-89-3 |
| 包装： | 标准包装 |
| 其它名称： | MCP1754ST-5002E/MBDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
MCP1754/MCP1754S
4.4
Input Capacitor
out of regulation. The timing diagram for the power
Low input source impedance is necessary for the LDO
output to operate properly. When operating from
batteries, or in applications with long lead length
(> 10 inches) between the input source and the LDO,
some input capacitance is recommended. A minimum
of 1.0 μF to 4.7 μF is recommended for most
applications.
For applications that have output step load
requirements, the input capacitance of the LDO is very
important. The input capacitance provides the LDO
with a good local low-impedance source to pull the
transient currents from in order to respond quickly to
the output load step. For good step response
performance, the input capacitor should be of
equivalent or higher value than the output capacitor.
The capacitor should be placed as close to the input of
the LDO as is practical. Larger input capacitors will also
help reduce any high-frequency noise on the input and
output of the LDO and reduce the effects of any
inductance that exists between the input source
voltage and the input capacitance of the LDO.
good output when using the shutdown input is shown in
The power good output is an open-drain output that can
be pulled up to any voltage that is equal to or less than
the LDO input voltage. This output is capable of sinking
1.2 mA minimum (V PWRGD < 0.4V maximum).
VPWRGD_TH
VOUT
TPG
VOH
TVDET_PWRGD
PWRGD
VOL
4.5
Power Good Output (PWRGD)
FIGURE 4-2:
Power Good Timing.
The open drain PWRGD output is used to indicate
when the output voltage of the LDO is within 94%
for minimum and maximum
specifications) of its nominal regulation value.
As the output voltage of the LDO rises, the open drain
PWRGD output will actively be held low until the output
voltage has exceeded the power good threshold plus
the hysteresis value. Once this threshold has been
exceeded, the power good time delay is started (shown
as T PG in the Electrical Characteristics table). The
power good time delay is fixed at 100 μs (typical). After
the time delay period, the PWRGD open drain output
becomes inactive and may be pulled high by an
external pullup resistor, indicating that the output
voltage is stable and within regulation limits. The power
good output is typically pulled up to V IN or V OUT . Pulling
the signal up to V OUT conserves power during
shutdown mode.
V IN
SHDN
V OUT
PWRGD
T DELAY_SHDN
T PG
If the output voltage of the LDO falls below the power
good threshold, the power good output will transition
low. The power good circuitry has a 200 μs delay when
FIGURE 4-3:
Shutdown.
Power Good Timing from
detecting a falling output voltage, which helps to
increase noise immunity of the power good output and
4.6
Shutdown Input (SHDN)
avoid false triggering of the power good output during
fast output transients. See Figure 4-2 for power good
timing characteristics.
When the LDO is put into Shutdown mode using the
SHDN input, the power good output is pulled low
immediately, indicating that the output voltage will be
DS22276A-page 18
The SHDN input is an active-low input signal that turns
the LDO on and off. The SHDN threshold is a fixed
voltage level. The minimum value of this shutdown
threshold required to turn the output ON is 2.4V. The
maximum value required to turn the output OFF is 0.8V.
? 2011 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| MCP1791T-3302E/DC | IC REG LDO 3.3V 70MA SOT223-5 |
| MCP1801T-1202I/OT | IC REG LDO 1.2V .15A SOT23-5 |
| MCP1802T-1202I/OT | IC REG LDO 1.2V .26A SOT23-5 |
| MCP1804T-A002I/DB | IC REG LDO 10V .15A SOT223-3 |
| MCP1824ST-3002E/DB | IC REG LDO 3V .3A SOT223-3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP1754T-1802E/DC | 功能描述:低压差稳压器 - LDO LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| MCP1754T-1802E/MC | 功能描述:低压差稳压器 - LDO LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| MCP1754T-1802E/OT | 功能描述:低压差稳压器 - LDO LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| MCP1754T-3302E/DC | 功能描述:低压差稳压器 - LDO LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| MCP1754T-3302E/MC | 功能描述:低压差稳压器 - LDO LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
发布紧急采购，3分钟左右您将得到回复。