参数资料
型号: MCP2510-E/SOG
元件分类: 微控制器/微处理器
英文描述: 1 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PDSO18
封装: 0.300 INCH, PLASTIC, SOIC-18
文件页数: 56/80页
文件大小: 998K
代理商: MCP2510-E/SOG
MCP2510
DS21291F-page 6
2007 Microchip Technology Inc.
1.3
CAN Protocol Engine
The CAN protocol engine combines several functional
blocks, shown in Figure 1-4. These blocks and their
functions are described below.
1.4
Protocol Finite State Machine
The heart of the engine is the Finite State Machine
(FSM). This state machine sequences through mes-
sages on a bit by bit basis, changing states as the fields
of the various frame types are transmitted or received.
The FSM is a sequencer controlling the sequential data
stream between the TX/RX Shift Register, the CRC
Register, and the bus line. The FSM also controls the
Error Management Logic (EML) and the parallel data
stream between the TX/RX Shift Registers and the
buffers. The FSM insures that the processes of recep-
tion, arbitration, transmission, and error signaling are
performed according to the CAN protocol. The auto-
matic retransmission of messages on the bus line is
also handled by the FSM.
1.5
Cyclic Redundancy Check
The Cyclic Redundancy Check Register generates the
Cyclic Redundancy Check (CRC) code which is trans-
mitted after either the Control Field (for messages with
0 data bytes) or the Data Field, and is used to check the
CRC field of incoming messages.
1.6
Error Management Logic
The Error Management Logic is responsible for the
fault confinement of the CAN device. Its two counters,
the Receive Error Counter (REC) and the Transmit
Error Counter (TEC), are incremented and decre-
mented by commands from the Bit Stream Processor.
According to the values of the error counters, the CAN
controller is set into the states error-active, error-pas-
sive or bus-off.
1.7
Bit Timing Logic
The Bit Timing Logic (BTL) monitors the bus line input
and handles the bus related bit timing according to the
CAN protocol. The BTL synchronizes on a recessive to
dominant bus transition at Start of Frame (hard syn-
chronization) and on any further recessive to dominant
bus line transition if the CAN controller itself does not
transmit a dominant bit (resynchronization). The BTL
also provides programmable time segments to com-
pensate for the propagation delay time, phase shifts,
and to define the position of the Sample Point within the
bit time. The programming of the BTL depends upon
the baud rate and external physical delay times.
FIGURE 1-4:
CAN PROTOCOL ENGINE BLOCK DIAGRAM
Bit Timing Logic
CRC<14:0>
Comparator
Receive<7:0>
Transmit<7:0>
Sample<2:0>
Majority
Decision
StuffReg<5:0>
Comparator
Transmit Logic
Receive
Error Counter
Transmit
Error Counter
Protocol
FSM
RX
SAM
BusMon
Rec/Trm Addr.
RecData<7:0>
TrmData<7:0>
Shift<14:0>
(Transmit<5:0>, Receive<7:0>)
TX
REC
TEC
ErrPas
BusOff
Interface to Standard Buffer
相关PDF资料
PDF描述
MCF52235CVM60 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PBGA121
ML610Q436-NNNWA RISC MICROCONTROLLER, PQFP144
MC9S08JM32CLDE 8-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP44
MK30N512VLQ100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
MK30N512VMD100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
相关代理商/技术参数
参数描述
MCP2510-EST 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Stand-Alone CAN Controller with SPI Interface
MCP2510-I/P 功能描述:网络控制器与处理器 IC Stand-alone CAN RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
MCP2510-I/P 制造商:Microchip Technology Inc 功能描述:IC CAN CONTROLLER 2510 DIP18
MCP2510-I/SO 功能描述:网络控制器与处理器 IC Stand-alone CAN RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
MCP2510-I/SO 制造商:Microchip Technology Inc 功能描述:IC CAN CONTROLLER 2510 SOIC18