- 您现在的位置：买卖IC网 > PDF目录11599 > MCP2515-I/ST (Microchip Technology)IC CAN CONTROLLER W/SPI 20TSSOP PDF资料下载
参数资料
| 型号： | MCP2515-I/ST |
| 厂商： | Microchip Technology |
| 文件页数： | 78/88页 |
| 文件大小： | 0K |
| 描述： | IC CAN CONTROLLER W/SPI 20TSSOP |
| 产品培训模块： | CAN Bus Protection |
| 标准包装： | 74 |
| 控制器类型： | CAN 接口 |
| 接口： | SPI 串行 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 电流 - 电源： | 10mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 管件 |
| 产品目录页面： | 685 (CN2011-ZH PDF) |
| 配用： | MCP2515DM-BM-ND - BOARD DEMO FOR MCP2515/51 MCP2515DM-PTPLS-ND - BOARD DAUGHTER PICTAIL MCP2515 MCP2515DM-PCTL-ND - BOARD DEMO FOR MCP2515 DV251001-ND - KIT DEVELOPMENT CAN MCP2510 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页当前第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
MCP2515
DS21801F-page 8
2010 Microchip Technology Inc.
2.4.1
ACTIVE ERRORS
If an error-active node detects a bus error, the node
interrupts transmission of the current message by
generating an active error flag. The active error flag is
composed of six consecutive dominant bits. This bit
sequence actively violates the bit-stuffing rule. All other
stations recognize the resulting bit-stuffing error and, in
turn, generate error frames themselves, called error
echo flags.
The error flag field, therefore, consists of between six
and twelve consecutive dominant bits (generated by
one or more nodes). The error delimiter field (eight
recessive bits) completes the error frame. Upon
completion of the error frame, bus activity returns to
normal and the interrupted node attempts to resend the
aborted message.
2.4.2
PASSIVE ERRORS
If an error-passive node detects a bus error, the node
transmits an error-passive flag followed by the error
delimiter field. The error-passive flag consists of six
consecutive recessive bits. The error frame for an error-
passive node consists of 14 recessive bits. From this, it
follows that unless the bus error is detected by an error-
active node or the transmitting node, the message will
continue transmission because the error-passive flag
does not interfere with the bus.
If the transmitting node generates an error-passive flag,
it will cause other nodes to generate error frames due to
the resulting bit-stuffing violation. After transmission of
an error frame, an error-passive node must wait for six
consecutive recessive bits on the bus before attempting
to rejoin bus communications.
The error delimiter consists of eight recessive bits, and
allows the bus nodes to restart bus communications
cleanly after an error has occurred.
2.5
Overload Frame
An overload frame, shown in Figure 2-5, has the same
format as an active-error frame. An overload frame,
however, can only be generated during an interframe
space. In this way, an overload frame can be
differentiated from an error frame (an error frame is
sent during the transmission of a message). The
overload frame consists of two fields: an overload flag
followed by an overload delimiter. The overload flag
consists of six dominant bits followed by overload flags
generated by other nodes (and, as for an active error
flag, giving a maximum of twelve dominant bits). The
overload delimiter consists of eight recessive bits. An
overload frame can be generated by a node as a result
of two conditions:
1.
The node detects a dominant bit during the
interframe
space,
an
illegal
condition.
Exception: The dominant bit is detected during
the third bit of IFS. In this case, the receivers will
interpret this as a SOF.
2.
Due to internal conditions, the node is not yet
able to begin reception of the next message. A
node
may
generate
a
maximum
of
two
sequential overload frames to delay the start of
the next message.
2.6
Interframe Space
The interframe space separates a preceding frame (of
any type) from a subsequent data or remote frame.
The interframe space is composed of at least three
recessive bits called the Intermission. This allows
nodes time for internal processing before the start of
the next message frame. After the intermission, the
bus line remains in the recessive state (bus idle) until
the next transmission starts.
Note:
Error echo flags typically occur when a
localized disturbance causes one or more
(but not all) nodes to send an error flag.
The remaining nodes generate error flags
in response (echo) to the original error
flag.
Note:
Case 2 should never occur with the
MCP2515 due to very short internal
delays.
相关PDF资料 |
PDF描述 |
|---|---|
| PIC16LF1902-E/SP | MCU 3.5KB FLASH 128B RAM 28SPDIP |
| PIC16LF1825T-I/ML | MCU PIC 14KB FLASH 16-QFN |
| PIC16F720-E/P | MCU PIC 3.5KB FLASH 128B 20PDIP |
| MCP2515T-I/ML | IC CAN CTLR W/SPI 2.0B 20-QFN |
| PIC16F1825T-I/ML | MCU PIC 14K FLASH 1K RAM 16QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP2515T | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Stand-Alone CAN Controller with SPI Interface |
| MCP2515T-E/ML | 功能描述:网络控制器与处理器 IC CAN controller with SPI interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| MCP2515T-E/SO | 功能描述:网络控制器与处理器 IC W/ SPI Inter 125dC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| MCP2515T-E/ST | 功能描述:网络控制器与处理器 IC W/ SPI Inter 125dC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| MCP2515T-I/M | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Stand-Alone CAN Controller with SPI Interface |
发布紧急采购，3分钟左右您将得到回复。