参数资料
| 型号： | MCP4011T-503E/MS |
| 厂商： | Microchip Technology |
| 文件页数： | 38/54页 |
| 文件大小： | 0K |
| 描述： | IC DGTL POT 50K 1CH 8MSOP |
| 标准包装： | 2,500 |
| 接片： | 64 |
| 电阻（欧姆）： | 50k |
| 电路数： | 1 |
| 温度系数： | 标准值 150 ppm/°C |
| 存储器类型： | 易失 |
| 接口： | 2 线串行（芯片选择，增/减） |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
2006 Microchip Technology Inc.
DS21978C-page 43
MCP4011/2/3/4
7.0
DESIGN CONSIDERATIONS
In the design of a system with the MCP401X devices,
the following considerations should be taken into
account:
The Power Supply
The Layout
7.1
Power Supply Considerations
The typical application will require a bypass capacitor
in order to filter high-frequency noise, which can be
induced onto the power supply's traces. The bypass
capacitor helps to minimize the effect of these noise
sources on signal integrity. Figure 7-1 illustrates an
appropriate bypass strategy.
In this example, the recommended bypass capacitor
value is 0.1 F. This capacitor should be placed as
close (within 4 mm) to the device power pin (VDD) as
possible.
The power source supplying these devices should be
as clean as possible. If the application circuit has
separate digital and analog power supplies, VDD and
VSS should reside on the analog plane.
FIGURE 7-1:
Typical Microcontroller
Connections.
7.2
Layout Considerations
Inductively-coupled AC transients and digital switching
noise can degrade the input and output signal integrity,
potentially masking the MCP4011/2/3/4’s performance.
Careful board layout will minimize these effects and
increase the Signal-to-Noise Ratio (SNR). Bench
testing has shown that a multi-layer board utilizing a
low-inductance ground plane, isolated inputs, isolated
outputs and proper decoupling are critical to achieving
the performance that the silicon is capable of providing.
Particularly harsh environments may require shielding
of critical signals.
If low noise is desired, breadboards and wire-wrapped
boards are not recommended.
VDD
VSS
M
C
P4
01
1/
2/
3/
4
0.1 F
PIC
Mi
cr
oco
n
tr
ol
le
r
0.1 F
U/D
CS
W
B
A
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B3B-MY-F2 | CONVERTER MOD DC/DC 95V 50W |
| VI-B6N-MW-B1 | CONVERTER MOD DC/DC 18.5V 100W |
| MCP4011T-502E/SN | IC DGTL POT 5K 1CH 8SOIC |
| VI-B3B-MY-F1 | CONVERTER MOD DC/DC 95V 50W |
| DS17485-3+ | IC RTC 3V 4K NV RAM 24-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP4012 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Low-Cost 64-Step Volatile Digital POT |
| MCP4012-103E/CH | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Low-Cost 64-Step Volatile Digital POT |
| MCP4012-103E/MC | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Low-Cost 64-Step Volatile Digital POT |
| MCP4012-103E/MS | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Low-Cost 64-Step Volatile Digital POT |
| MCP4012-103E/OT | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Low-Cost 64-Step Volatile Digital POT |
发布紧急采购，3分钟左右您将得到回复。