- 您现在的位置：买卖IC网 > PDF目录9388 > MCP4152-103E/SN (Microchip Technology)IC POT DGTL SNGL 10K RHEO 8SOIC PDF资料下载
参数资料
| 型号： | MCP4152-103E/SN |
| 厂商： | Microchip Technology |
| 文件页数： | 21/59页 |
| 文件大小： | 0K |
| 描述： | IC POT DGTL SNGL 10K RHEO 8SOIC |
| 标准包装： | 100 |
| 接片： | 257 |
| 电阻（欧姆）： | 10k |
| 电路数： | 1 |
| 温度系数： | 标准值 150 ppm/°C |
| 存储器类型： | 易失 |
| 接口： | 4 线 SPI（芯片选择） |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOICN |
| 包装： | 管件 |
| 产品目录页面： | 675 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页
Micrel, Inc.
KSZ8051MNL/RNL
July 2010
28
M9999-070910-1.0
RMII Back-to-Back Mode (KSZ8051RNL only)
In RMII Back-to-Back mode, a KSZ8051RNL interfaces with another KSZ8051RNL, or a KSZ8041FTL to provide a
complete 100Mbps copper repeater, or media converter solution, respectively.
The KSZ8051RNL devices are configured to RMII Back-to-Back mode after power-up or reset with the following:
Strapping pin CONFIG[2:0] (pins 18, 29, 28) set to ‘101’
A common 50MHz reference clock connected to XI (pin 9)
RMII signals connected as shown in the following table.
KSZ8051RNL (100Base-TX copper)
[Device 1]
KSZ8051RNL (100Base-TX copper)
[Device 2]
Pin Name
Pin Number
Pin Type
Pin Name
Pin Number
Pin Type
CRSDV
18
Output
TXEN
23
Input
RXD1
15
Output
TXD1
25
Input
RXD0
16
Output
TXD0
24
Input
TXEN
23
Input
CRSDV
18
Output
TXD1
25
Input
RXD1
15
Output
TXD0
24
Input
RXD0
16
Output
Table 4. RMII Signal Connection for RMII Back-to-Back Mode (100Base-TX Copper Repeater)
MII Management (MIIM) Interface
The KSZ8051MNL/RNL supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input /
Output (MDIO) Interface. This interface enables upper-layer device, like a MAC processor, to monitor and control the state
of the KSZ8051MNL/RNL. An external device with MIIM capability is used to read the PHY status and/or configure the
PHY settings. Further details on the MIIM interface can be found in Clause 22.2.4 of the IEEE 802.3 Specification.
The MIIM interface consists of the following:
A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
A specific protocol that operates across the aforementioned physical connection that allows the external controller
to communicate with one or more PHY devices.
A set of 16-bit MDIO registers. Registers [0:8] are standard registers, and their functions are defined per the IEEE
802.3 Specification. The additional registers are provided for expanded functionality. See “Register Map” section
for details.
As the default, the KSZ8051MNL/RNL supports unique PHY addresses 1 to 7, and broadcast PHY address 0. The latter is
defined per the IEEE 802.3 Specification, and can be used to read/write to a single KSZ8051MNL/RNL device, or write to
multiple KSZ8051MNL/RNL devices simultaneously.
Optionally, PHY address 0 can be disabled as the broadcast address by either hardware pin strapping (B-CAST_OFF, pin
19) or software (register 16h, bit 9), and assigned as a unique PHY address.
The PHYAD[2:0] strapping pins are used to assigned a unique PHY address between 0 and 7 to each KSZ8051MNL/RNL
device.
The following table shows the MII Management frame format for the KSZ8051MNL/RNL.
Preamble
Start of
Frame
Read/Write
OP Code
PHY
Address
Bits [4:0]
REG
Address
Bits [4:0]
TA
Data
Bits [15:0]
Idle
Read
32 1’s
01
10
00AAA
RRRRR
Z0
DDDDDDDD_DDDDDDDD
Z
Write
32 1’s
01
00AAA
RRRRR
10
DDDDDDDD_DDDDDDDD
Z
Table 5. MII Management Frame Format – for KSZ8051MNL/RNL
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B3Y-MW-F4 | CONVERTER MOD DC/DC 3.3V 66W |
| VI-J4D-MZ | CONVERTER MOD DC/DC 85V 25W |
| VI-J4B-MZ | CONVERTER MOD DC/DC 95V 25W |
| MCP4161-103E/SN | IC POT DGTL SNGL 10K SPI 8SOIC |
| MCP4251-502E/P | IC DGTL POT 5K 2CH 14DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP4152-103I/MF | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory |
| MCP4152-103I/ML | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory |
| MCP4152-103I/MS | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory |
| MCP4152-103I/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory |
| MCP4152-103I/SL | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory |
发布紧急采购，3分钟左右您将得到回复。