- 您现在的位置：买卖IC网 > PDF目录8856 > MCP4716A1T-E/MAY (Microchip Technology)IC DAC 10BIT NV EEP I2C 6DFN PDF资料下载
参数资料
| 型号： | MCP4716A1T-E/MAY |
| 厂商： | Microchip Technology |
| 文件页数： | 32/86页 |
| 文件大小： | 0K |
| 描述： | IC DAC 10BIT NV EEP I2C 6DFN |
| 标准包装： | 3,000 |
| 设置时间： | 6µs |
| 位数： | 10 |
| 数据接口： | EEPROM，I²C，串行 |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 1.10W |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 6-VDFN 裸露焊盘 |
| 供应商设备封装： | 6-DFN（2x2） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 1 电压，单极 |
| 采样率（每秒）： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
MCP4706/4716/4726
DS22272C-page 38
2011-2012 Microchip Technology Inc.
4.4.3
OUTPUT SLEW RATE
Figure 4-5 shows an example of the slew rate of the
VOUT pin. The slew rate can be affected by the
characteristics of the circuit connected to the VOUT pin.
FIGURE 4-5:
VOUT pin Slew Rate.
4.4.4
SMALL CAPACITIVE LOAD
With a small capacitive load, the output buffer’s current
is not affected by the capacitive load (CL). However, the
VOUT pin’s voltage is not a step transition from one
output value (wiper code value) to the next output
value. The change of the VOUT voltage is limited by the
output buffer’s characteristics, so the VOUT pin voltage
will have a slope from the old voltage to the new
voltage. This slope is fixed for the output buffer, and is
referred to as the buffer slew rate (SRBUF).
4.4.5
LARGE CAPACITIVE LOAD
With a larger capacitive load, the slew rate is deter-
mined by two factors:
The output buffer’s short circuit current (ISC)
The VOUT pin’s external load
IOUT cannot exceed the output buffer’s short circuit
current (ISC) which fixes the output buffer slew rate
(SRBUF). The voltage on the capacitive load (CL), VCL,
changes at a rate proportional to IOUT, which fixes a
capacitive load slew rate (SRCL).
So the VCL voltage slew rate is limited to the slower of
the output buffer’s internally set slew rate (SRBUF) and
the capacitive load slew rate (SRCL).
4.4.6
DRIVING RESISTIVE AND
CAPACITIVE LOADS
The VOUT pin can drive up to 100 pF of capacitive load
in parallel with a 5 k
Ω resistive load (to meet electrical
Resistive Load.
VOUT drops slowly as the load resistance decreases
after about 3.5 k
Ω. It is recommended to use a load
with RL greater than 5 kΩ.
Driving large capacitive loads can cause stability
problems for voltage feedback op amps. As the load
capacitance increases, the feedback loop’s phase
margin decreases and the closed-loop bandwidth is
reduced. This produces gain peaking in the frequency
response with overshoot and ringing in the step
response. That is, since the VOUT pin’s voltage does
not quickly follow the buffer’s input voltage (due to the
large capacitive load), the output buffer will overshoot
the desired target voltage. Once the driver detects this
overshoot, it compensates by forcing it to a voltage
below the target. This causes voltage ringing on the
VOUT pin.
So, when driving large capacitive loads with the output
buffer, a small series resistor (RISO) at the output (see
Figure 4-6) improves the output buffer’s stability
(feedback loop’s phase margin) by making the output
load resistive at higher frequencies. The bandwidth will
be generally lower than the bandwidth with no
capacitive load.
FIGURE 4-6:
Circuit to Stabilize Output
Buffer for Large Capacitive Loads (CL).
The RISO resistor value for your circuit needs to be
selected. The resulting frequency response peaking
and step response overshoot for this RISO resistor
value should be verified on the bench. Modify the
RISO’s resistance value until the output characteristics
meet your requirements.
A method to evaluate the system’s performance is to
inject a step voltage on the VREF pin and observe the
VOUT pin’s characteristics.
Time
Slew Rate =
Wiper = A
V
OUT
VOUT(A)
VOUT(B)
Wiper = B
| VOUT(B) - VOUT(A) |
ΔT
Note:
Additional insight into circuit design for
driving capacitive loads can be found in
AN884 “Driving Capacitive Loads With Op
Amps” (DS00884).
VOUT
Op
Amp
VW
CL
RISO
RL
VCL
相关PDF资料 |
PDF描述 |
|---|---|
| MCP4716A3T-E/MAY | IC DAC 10BIT NV EEP I2C 6DFN |
| MCP4716A3T-E/CH | IC DAC 10BIT NV EEP I2C SOT-23-6 |
| VE-B3V-MY-F3 | CONVERTER MOD DC/DC 5.8V 50W |
| MCP4706A1T-E/CH | IC DAC 8BIT NV EEP I2C SOT-23-6 |
| VE-B3T-MY-F3 | CONVERTER MOD DC/DC 6.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP4716A2T-E/CH | 功能描述:数模转换器- DAC Sngl 10B NV DAC w/Ex Vref & I2C interface RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| MCP4716A2T-E/MAY | 功能描述:数模转换器- DAC Sngl 10B NV DAC w/Ex Vref & I2C interface RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| MCP4716A3T-E/CH | 功能描述:数模转换器- DAC Sngl 10B NV DAC w/Ex Vref & I2C interface RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| MCP4716A3T-E/MAY | 功能描述:数模转换器- DAC Sngl 10B NV DAC w/Ex Vref & I2C interface RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| MCP4725A0T-E/CH | 功能描述:数模转换器- DAC Sngl 12B NV DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。