- 您现在的位置：买卖IC网 > PDF目录11750 > MCZ33780EGR2 (Freescale Semiconductor)IC MASTER DUAL DBUS DIFF 16-SOIC PDF资料下载
参数资料
| 型号： | MCZ33780EGR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 11/37页 |
| 文件大小： | 0K |
| 描述： | IC MASTER DUAL DBUS DIFF 16-SOIC |
| 标准包装： | 1,000 |
| 系列： | * |
| 应用： | * |
| 接口： | * |
| 电源电压： | * |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC W |
| 包装： | 带卷 (TR) |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
Analog Integrated Circuit Device Data
Freescale Semiconductor
19
33780
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
SPI COMMUNICATIONS
All SPI transactions start with a command byte and can be
followed by 1 or more bytes of data. The start of an SPI
transaction is signaled by CS being asserted low. The first bit
sent (bit 7) of the first byte signals a read or write (write = 1)
of data. The last five bits (bits 4–0) of the command set a
pointer to the desired register. Bits 5 and 6 are unused. See
sent over the SPI will be a read/write of data to the sequential
next register. After address 10101 is written to, the next write
will wrap around to address 00000.
Figure 13. SPI Communications, First Byte of Burst Transfer
The receive FIFO is popped only when the SPI reads or
writes the low data register (DnL). The Control and Status
registers can be read without affecting the receive FIFO. The
transmit FIFO is popped at the end of the DBUS transaction.
Figure 14 shows an example of a write operation. This
example assumes the last SPI transaction read or wrote the
data from register 00011 and is now pointing at 00100
(D01STAT). During the first byte of the SPI transaction, the
first MOSI bit is 1 (write) and the last five are 00000. During
this command byte, MISO returns the data from register
00100 (D01STAT). During the next SPI transactions, MOSI
updates the data in register 00000 with new data while
reading back the old data via MISO.
Although it looks like the read and write for an address are
occurring at the same time, the changes caused earlier
during the same burst would not be reflected by the data
returned, because the D01STAT is latched at CS going low.
When a short word is selected for Bus 0 (MS0 in D0CTRL
is set), the D0H register is skipped in the sequence. The
same is true for the D1H register when MS1 is set and
SWLEN1 = 1000.
Figure 14. SPI Burst Transfer Example
DBUS COMMUNICATIONS
The DBUS messages contain data from the DnH and DnL
registers. A CRC pattern is automatically appended to each
message. The data and CRC lengths are programmed by the
DnLENGTH register. Figure 15 shows the structure of the
DBUS message.
Figure 15. DBUS Communications Message
DBUS Driver/Receiver communications involve a frame
(DSIF), a data signal (DSIS), and a data return (DSIR) signal.
These are signals internal to the IC associated with the
protocol engine.
A message starts with a falling edge on the DSIF signal,
which marks the start of a frame. There is a one bit-time delay
before the MSB of data appears on the DSIS pin. Data bits
start with a falling edge on DSIS. The low time is 1/3 of the bit
time for a 1, and 2/3 of a bit time for a 0. Data is transmitted
on DSIS and received on DSIR pins simultaneously. Receive
data is the captured level on the DSIR pin at the end of each
bit time. At the end of the bit time for the last CRC bit, the
DSIF pin returns to a logic high (Idle level). A minimum delay
is imposed between successive frames as determined by the
DnCTRL register.
Users initiate a message by writing (via the SPI interface
from the MCU) to the low byte of the data register (DnL).
When 9- to 16-bit messages are to be sent, the user writes to
the DnH register first and then the DnL register before the
combined 9 to 16-bit data value DnH:DnL is sent on the
DBUS. The user should first check the TFNFn status flag to
be sure the transmit FIFO is not full before writing a new data
Bit 7
6
5
4
3
2
1
0
R/W
X
ADDR4
ADDR3
ADDR2
ADDR1
ADDR0
WR IT E CO MM AN D
P O IN T T O 00000
DA T A TO DS I0 H
( 00000)
D ATA TO DSI 0L
( 00001)
D ATA TO D SI 1H
(0 00 10 )
DA T A TO D SI1 L
(0 00 11 )
D ATA FR O M
D SI 01 ST A T( 00 10 0)
D ATA FR O M
D SI 0H ( 00 000 )
DA T A FR O M
D SI0 L (00001)
D ATA FRO M
DS I1H ( 0 001 0)
D ATA FR O M
D SI 1L ( 00 01 1)
CL K
MO S I
MI SO
CSB
WRITE COMMAND
POINT TO 00000
DATA FROM
D01STAT (00100)
DATA TO D0H
(00000)
DATA FROM D0H
(00000)
DATA TO D0L
(00001)
DATA FROM D0L
(00001)
DATA TO D1H
(00010)
DATA FROM D1H
(00010)
DATA TO D1L
(00011)
DATA FROM D1L
(00011)
CS
SCLK
Bit n
. . . . . . . . . . . . . . . .
Bit 0
CRC n
. . . . .
CRC 0
相关PDF资料 |
PDF描述 |
|---|---|
| PIC18F27J13-I/SO | IC PIC MCU 128KB FLASH 28SOIC |
| D38999/20FE99PA | CONN RCPT 23POS WALL MNT W/PINS |
| V300B12H150B3 | CONVERTER MOD DC/DC 12V 150W |
| V300B12H150B2 | CONVERTER MOD DC/DC 12V 150W |
| V300B12H150B | CONVERTER MOD DC/DC 12V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCZ33781EK | 功能描述:输入/输出控制器接口集成电路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray |
| MCZ33781EKR2 | 功能描述:输入/输出控制器接口集成电路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray |
| MCZ33784EF | 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C |
| MCZ33784EF/R2- | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:DSI 2.02 Sensor Interface |
| MCZ33784EFR2 | 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C |
发布紧急采购，3分钟左右您将得到回复。