- 您现在的位置：买卖IC网 > PDF目录53726 > MK0220-01STRLF 40 MHz, VIDEO CLOCK GENERATOR, PDSO16 PDF资料下载
参数资料
| 型号： | MK0220-01STRLF |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 40 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| 封装： | 0.150 INCH, SOIC-16 |
| 文件页数： | 3/4页 |
| 文件大小： | 31K |
| 代理商： | MK0220-01STRLF |
MK0220
Video CD Clock Source
MDS0220D
3
Revision 10055
Printed 11/4/97
MicroClock Incorporated1171 North Fourth St.San JoseCA95112(408)295-9800tel(408)295-9818fax
PRELIMINARY INFORMATION
Parameter
Conditions
Minimum
Typical
Maximum
Units
ABSOLUTE MAXIMUM RATINGS (Note 1)
Supply Voltage, VDD
Referenced to GND
7
V
Inputs and Clock Outputs
-0.5
VDD+0.5
V
Ambient Operating Temperature
0
70
°C
Soldering Temperature
Max of 20 seconds
260
°C
Storage Temperature
-65
150
°C
DC CHARACTERISTICS
Operating Voltage, VDD
2.7
5.5
V
Input High Voltage, VIH
2
V
Input Low Voltage, VIL
0.8
V
Output High Voltage
IOH=-4mA
VDD-0.4
V
Output High Voltage
IOH=-25mA
2.4
V
Output Low Voltage
IOL=25mA
0.4
V
Operating Supply Current, IDD
No Load, VDD=3.6V
16
20
mA
Operating Supply Current, IDD
No Load, VDD=3.0V
12
16
mA
Standby Supply Current, IDD, at 3.6V
No Load, PD=0V
10
A
Short Circuit Current
Each output
±100
mA
Input Capacitance, X1 and X2 pins
15
pF
Input Capacitance
7
pF
Actual mean frequency error versus target
40.0MHz output only
±100
ppm
Actual mean frequency error versus target
Note 2
0
ppm
AC CHARACTERISTICS
Input Frequency
2.1168
MHz
Output Clock Rise Time
0.8 to 2.0V
1.5
ns
Output Clock Fall Time
2.0 to 0.8V
1.5
ns
Output Clock Duty Cycle, High Time
At VDD/2
45
49 to 51
55
%
Power down Time, PD taken low to clocks off
1
s
Power up Time, PD taken high to clocks stable
2.5
5
ms
Note:
1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged exposure
to levels above the operating limits but below the Absolute Maximums may affect device reliability.
2. For the 13.5MHz, 16.9MHz, and 27MHz outputs
External Components
The MK0220 requires a minimum number of external components for proper operation. Decoupling
capacitors of 0.1F should be connected between VDD and GND on pins 4/5 and pins 13/12, as close to
the MK0220 as possible. A series termination resistor of 33
may be used for each clock output. The device
does not require (nor do we recommend) capacitors connected to the crystal pins. If a 2.1168 MHz crystal
is used, it must be connected as close to the chip as possible. Recommended load capacitance for the crystal
is 12pF.
Electrical Specifications
相关PDF资料 |
PDF描述 |
|---|---|
| MK0220-01STR | 40 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| MK14223LF | 33.868 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK14223TRLF | 33.868 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK14223TR | 33.868 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK14223TRLF | 33.868 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK02-2-1A66-2000W | 制造商:MEDER 制造商全称:Meder Electronic 功能描述:MK Reed Sensor |
| MK02-2-1A66-2000W_DE | 制造商:MEDER 制造商全称:Meder Electronic 功能描述:(deutsch) MK Reed Sensor |
| MK02-2-1A66-5000W | 制造商:MEDER 制造商全称:Meder Electronic 功能描述:MK Reed Sensors |
| MK02-2-1A66-5000W_DE | 制造商:MEDER 制造商全称:Meder Electronic 功能描述:(deutsch) MK Reed Sensor |
| MK02-2-1A66-500W | 制造商:MEDER 制造商全称:Meder Electronic 功能描述:MK Reed Sensors |
发布紧急采购，3分钟左右您将得到回复。