- 您现在的位置：买卖IC网 > PDF目录80343 > MK1707DILF (INTEGRATED DEVICE TECHNOLOGY INC) 108 MHz, OTHER CLOCK GENERATOR, PDSO8 PDF资料下载
参数资料
| 型号： | MK1707DILF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 108 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| 封装： | 0.150 INCH, LEAD FREE, SOIC-8 |
| 文件页数： | 3/7页 |
| 文件大小： | 177K |
| 代理商： | MK1707DILF |
MK1707D
LOW EMI CLOCK GENERATOR
SSCG
IDT / ICS LOW EMI CLOCK GENERATOR
3
MK1707D
REV F 102804
External Components
The MK1707D requires a minimum number of external
components for proper operation.
Decoupling Capacitor
A decoupling capacitor of 0.01F must be connected
between VDD and GND on pins 2 and 3, as close to these
pins as possible. For optimum device performance, the
decoupling capacitor should be mounted on the component
side of the PCB. Avoid the use of vias in the decoupling
circuit.
Series Termination Resistor
When the PCB trace between the clock output and the load
is over 1 inch, series termination should be used. To series
terminate a 50
trace (a commonly used trace impedance),
place a 33
resistor in series with the clock line, as close to
the clock output pin as possible. The nominal impedance of
the clock output is 20
.
Select Pin Operation
The S1, S0 select pins are 2-level, meaning they have three
separate states to make the selections shown in the table on
page 2.
PCB layout Recommendations
For optimum device performance and lowest output phase
noise, the following guidelines should be observed.
1) The 0.01F decoupling capacitor should be mounted on
the component side of the board as close to the VDD pin as
possible. No vias should be used between the decoupling
capacitor and VDD pin. The PCB trace to VDD pin should
be kept as short as possible, as should the PCB trace to the
ground via.
2) To minimize EMI, the 33
series termination resistor (if
needed) should be placed close to the clock output.
3) An optimum layout is one with all components on the
same side of the board, minimizing vias through other signal
layers. Other signal traces should be routed away from the
MK1707D. This includes signal traces just underneath the
device, or on layers adjacent to the ground plane layer used
by the device.
.
相关PDF资料 |
PDF描述 |
|---|---|
| MK2049-45ASILF | 125 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MK1411STRLF | 35.46896 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| MK3234-01SLF | 50 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| MK3711BTR | 16 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK74CG117FILF | 100 MHz, OTHER CLOCK GENERATOR, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK1707DILFTR | 制造商:ICS 制造商全称:ICS 功能描述:Low EMI Clock Generator |
| MK1707DITR | 制造商:ICS 制造商全称:ICS 功能描述:Low EMI Clock Generator |
| MK1707DLF | 功能描述:时钟发生器及支持产品 LOW EMI CLOCK GENERATOR RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MK1707DLFTR | 功能描述:时钟发生器及支持产品 LOW EMI CLOCK GENERATOR RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MK1707DTR | 功能描述:时钟发生器及支持产品 LOW EMI CLOCK GENERATOR RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。