- 您现在的位置：买卖IC网 > PDF目录53727 > MK1728AM-01LF 36 MHz, OTHER CLOCK GENERATOR, PDSO8 PDF资料下载
参数资料
| 型号： | MK1728AM-01LF |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 36 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| 封装： | 0.150 INCH, ROHS COMPLIANT, SOIC-8 |
| 文件页数： | 3/9页 |
| 文件大小： | 214K |
| 代理商： | MK1728AM-01LF |
MK1728A-01
2.5 VOLT LOW EMI CLOCK GENERATOR
SSCG
IDT / ICS 2.5 VOLT LOW EMI CLOCK GENERATOR
3
MK1728A-01
REV A 051706
External Components
The MK1728A-01 requires a minimum number of external
components for proper operation.
Decoupling Capacitor
A decoupling capacitor of 0.01F must be connected
between VDD and GND on pins 2 and 3, as close to these
pins as possible. For optimum device performance, the
decoupling capacitor should be mounted on the component
side of the PCB. Avoid the use of vias in the decoupling
circuit.
Series Termination Resistor
When the PCB trace between the clock output and the load
is over 1 inch, series termination should be used. To series
terminate a 50
trace (a commonly used trace impedance)
place a 33
resistor in series with the clock line, as close to
the clock output pin as possible. The nominal impedance of
the clock output is 20
.
Tri-level Select Pin Operation
The S1 and S0 select pins are tri-level, meaning they have
three separate states to make the selections shown in the
table on page 2. To select the M (mid) level, the connection
to these pins must be eliminated by either floating them
originally, or tri-stating the GPIO pins which drive the select
pins.
PCB Layout Recommendations
For optimum device performance and lowest output phase
noise, the following guidelines should be observed.
1) The 0.01F decoupling capacitor should be mounted on
the component side of the board as close to the VDD pin as
possible. No vias should be used between the decoupling
capacitor and VDD pin. The PCB trace to VDD pin should
be kept as short as possible, as should the PCB trace to the
ground via.
2) To minimize EMI, the 33
series termination resistor (if
needed) should be placed close to the clock output.
3) An optimum layout is one with all components on the
same side of the board, minimizing vias through other signal
layers. Other signal traces should be routed away from the
MK1728A-01. This includes signal traces just underneath
the device, or on layers adjacent to the ground plane layer
used by the device.
Crystal Information
The crystal used should be a fundamental mode (do not use
third overtone), parallel resonant. Crystal capacitors should
be connected from pins X1 to ground and X2 to ground to
optimize the initial accuracy. The value of these capacitors
is given by the following equation:
Crystal caps (pF) = (CL - 6) x 2
In the equation, CL is the crystal load capacitance. So, for a
crystal with a 16 pF load capacitance, two 20 pF [(16-6) x 2]
capacitors should be used.
Spread Spectrum Profile
The MK1728A-01 low EMI clock generator uses an
optimized frequency slew rate algorithm to facilitate down
stream tracking of zero delay buffers and other PLL devices.
The frequency modulation amplitude is constant with
variations of the input frequency.
Time
Fr
eq
ue
ncy
Modulation Rate
相关PDF资料 |
PDF描述 |
|---|---|
| MK1728AG-01LF | 36 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK2048-01S | 77.76 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| MK2048-01STR | 77.76 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| MK2048-01STR | 77.76 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| MK2048-01SLFTR | 77.76 MHz, OTHER CLOCK GENERATOR, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK1728AM-01LFT | 功能描述:时钟发生器及支持产品 2.5V LOW EMI CLOCK GENERATOR RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MK173 | 制造商:Velleman Inc 功能描述:Mini Six LED Chaser Kit 制造商:Velleman Inc 功能描述:Mini 6-LED Chaser Kit |
| MK174 | 制造商:Velleman Inc 功能描述:Digital Voice Recorder Single Message Kit 制造商:Velleman Inc 功能描述:Electronic Record, Playback Kit |
| MK175 | 制造商:Velleman Inc 功能描述:Animated LED Smiley Kit |
| MK176 | 制造商:Velleman Inc 功能描述:LED Chevron Arrow Kit |
发布紧急采购，3分钟左右您将得到回复。