参数资料
型号: MK2049-45SILF
厂商: IDT, Integrated Device Technology Inc
文件页数: 6/10页
文件大小: 0K
描述: IC CLK PLL COMM 3.3V 20-SOIC
标准包装: 37
类型: PLL 时钟合成器
PLL:
输入: 时钟
输出: 时钟
电路数: 1
比率 - 输入:输出: 1:3
差分 - 输入:输出: 无/无
频率 - 最大: 51.84MHz
除法器/乘法器: 是/是
电源电压: 3.15 V ~ 3.45 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 20-SOIC(0.295",7.50mm 宽)
供应商设备封装: 20-SOIC
包装: 管件
其它名称: 800-2261
MK2049-45SILF-ND
MK2049-45
3.3 VOLT COMMUNICATIONS CLOCK PLL
VCXO AND SYNTHESIZER
IDT / ICS 3.3 VOLT COMMUNICATIONS CLOCK PLL
5
MK2049-45
REV G 101904
Charge Pump Current Table
Special considerations must be made in choosing loop
http://www.icst.com/products/telecom/loopfiltercap.htm
Series Termination Resistor
Clock output traces over one inch should use series
termination. To series terminate a 50
trace (a commonly
used trace impedance), place a 33
resistor in series with
the clock line, as close to the clock output pin as possible.
The nominal impedance of the clock output is 20
. (The
optional series termination resistor is not shown in the
External Component Schematic.)
Decoupling Capacitors
As with any high performance mixed-signal IC, the
MK2049-45 must be isolated from system power supply
noise to perform optimally.
Decoupling capacitors of 0.01F must be connected
between each VDD and the PCB ground plane. To further
guard against interfering system supply noise, the
MK2049-45 should use one common connection to the PCB
power plane as shown in the diagram on the next page. The
ferrite bead and bulk capacitor help reduce lower frequency
noise in the supply that can lead to output clock phase
modulation.
Recommended Power Supply Connection for
Optimal Device Performance
Crystal Load Capacitors
The device crystal connections should include pads for
small capacitors from X1 to ground and from X2 to ground,
shown as CL in the External Component Schematic. These
capacitors are used to adjust the stray capacitance of the
board to match the nominally required crystal load
capacitance. Because load capacitance can only be
increased in this trimming process, it is important to keep
stray capacitance to a minimum by using very short PCB
traces (and no vias) been the crystal and device.
Please refer to MAN05 for the procedure to determine
capacitor values.
PCB Layout Recommendations
For optimum device performance and lowest output phase
noise, the following guidelines should be observed. Please
also refer to the Recommended PCB Layout drawing on
Page 7.
1) Each 0.01 F decoupling capacitor should be mounted on
the component side of the board as close to the VDD pin as
possible. No via’s should be used between decoupling
capacitor and VDD pin. The PCB trace to VDD pin should
be kept as short as possible, as should the PCB trace to the
ground via. Distance of the ferrite bead and bulk decoupling
from the device is less critical.
2) The loop filter components must also be placed close to
RSET
(k
)
Charge Pump Current
(ICP) (A)
13.02
139
15
125
16
119
18
109
20
100
22
93
24
86
27
68
36
56
47
43
56
35
75
28
100
22
150
15
200
12
Connection to 3.3V
Power Plane
Ferrite
Bead
Bulk Decoupling Capacitor
(such as 1 F Tantalum)
VDD Pin
0.01 F Decoupling Capacitors
相关PDF资料
PDF描述
VI-23W-MW-S CONVERTER MOD DC/DC 5.5V 100W
ICS844002AGI-01LF IC SYNTHESIZER 2LVDS 20-TSSOP
VI-23V-MW-S CONVERTER MOD DC/DC 5.8V 100W
X9315TSI-2.7 IC DIGITAL POT 100K 32TP 8SOIC
MC100EP57DTR2G IC MUX 4:1 DIFF 5V ECL 20-TSSOP
相关代理商/技术参数
参数描述
MK2049-45SILFTR 功能描述:时钟合成器/抖动清除器 3.3 VOLT COMMUNICA. CLOCK VCXO PLL RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
MK2049-45SITR 功能描述:IC CLK PLL COMM 3.3V 20-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
MK205/100G 制造商:Fischer Elektronik GmbH & Co KG 功能描述:Bulk
MK2058-01 制造商:ICS 制造商全称:ICS 功能描述:Communications Clock Jitter Attenuator
MK205801SI 制造商:ICS 功能描述: