- 您现在的位置：买卖IC网 > PDF目录69033 > MK20N512VMB100R (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA81 PDF资料下载
参数资料
| 型号： | MK20N512VMB100R |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA81 |
| 封装： | 8 X 8 MM, MAPBGA-81 |
| 文件页数： | 33/65页 |
| 文件大小： | 1755K |
| 代理商： | MK20N512VMB100R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
Table 26. 16-bit ADC with PGA operating conditions (continued)
Symbol
Description
Conditions
Min.
Max.
Unit
Notes
RPGAD
Differntial input
impedance
Gain = 1, 2, 4, 8
Gain = 16, 32
Gain = 64
—
128
64
32
—
kΩ
IN+ to IN-4
RAS
Analog source
resistance
—
100
—
Ω
TS
ADC sampling
time
1.25
—
s
1. Typical values assume VDDA = 3.0 V, Temp = 25°C, fADCK = 6 MHz unless otherwise stated. Typical values are for
reference only and are not tested in production.
2. ADC must be configured to use the internal voltage reference (VREFOUT)
3. PGA reference connected to the VREFOUT pin. If the user wishes to drive VREFOUT with a voltage other than the output
of the VREF module, the VREF module must be disabled.
4. For single ended configurations the input impedence of the driven input is 1/2.
5. The analog source resistance (RAS), external to MCU, should be kept as minimum as possible. Increased RAS causes drop
in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25s
time should be allowed for Fin=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at
8 MHz ADC clock.
6.6.1.4 16-bit ADC with PGA characteristics
Table 27. 16-bit ADC with PGA characteristics
Symbol
Description
Conditions
Min.
Typ.1
Max.
Unit
Notes
IDDA_PGA
Supply current
—
590
TBD
μA
IDC_PGA
Input DC current
A
IILKG
Input Leakage
current
PGA disabled
—
TBD
μA
G
Gain4
PGAG=0
PGAG=1
PGAG=2
PGAG=3
PGAG=4
PGAG=5
PGAG=6
TBD
0.98
1.99
3.97
7.95
15.8
31.4
61.2
TBD
RAS < 100Ω
BW
Input signal
bandwidth
16-bit modes
< 16-bit modes
—
4
40
kHz
PSRR
Power supply
rejection ration
Gain=1
TBD
—
dB
VDDA= 3V
±100mV,
fVDDA= 50Hz,
60Hz
Table continues on the next page...
Peripheral operating requirements and behaviors
K20 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
Freescale Semiconductor, Inc.
Preliminary
39
相关PDF资料 |
PDF描述 |
|---|---|
| MK20N512VMB100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA81 |
| MK30N512VLL100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK30N512VML100 | RISC MICROCONTROLLER, PBGA104 |
| MK40N512VLL100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK40N512VLL100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK20N512VMC100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK20N512VMD100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK20N512VML100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:K20 Sub-Family Data Sheet |
| MK20R0F | 制造商:Ohmite Mfg Co 功能描述: |
| MK20R0FE | 制造商:Ohmite Mfg Co 功能描述:Resistor;Metal Film;Res 20 Ohms;Pwr-Rtg 0.25 W;Tol 1%;Axial;Epoxy |
发布紧急采购，3分钟左右您将得到回复。