- 您现在的位置：买卖IC网 > PDF目录53728 > MK2722-01SLF 50 MHz, VIDEO CLOCK GENERATOR, PDSO16 PDF资料下载
参数资料
| 型号： | MK2722-01SLF |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 50 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| 封装： | 0.150 INCH, SOIC-16 |
| 文件页数： | 3/4页 |
| 文件大小： | 56K |
| 代理商： | MK2722-01SLF |
MK2722
Sigma Designs Clock Source
MDS 2722 B
3
Revision 020802
Integrated Circuit Systems, Inc. 525 Race Street San Jose CA 95126 (408)295 9800tel www.icst.com
Parameter
Conditions
Minimum
Typical
Maximum
Units
ABSOLUTE MAXIMUM RATINGS (Note 1)
Supply voltage, VDD
Referenced to GND
7
V
Inputs and Clock Outputs
Referenced to GND
-0.5
VDD+0.5
V
Ambient Operating Temperature
0
70
°C
Soldering Temperature
Max of 10 seconds
260
°C
Storage temperature
-65
150
°C
DC CHARACTERISTICS (VDD = 5V unless noted)
Operating Voltage, VDD
4.5
5
5.5
V
Input High Voltage, VIH
2
V
Input Low Voltage, VIL
0.8
V
Output High Voltage, VOH
IOH=-4mA
VDD-0.4
V
Output Low Voltage, VOL
IOL=25mA
0.4
V
Operating Supply Current, IDD, 5.0V
No Load
30
mA
Power Down Supply Current, IDDPD, 5V
No Load, note 2
25
A
Short Circuit Current
Each output
±50
mA
Input Capacitance
7
pF
On chip pull-up resistor
Pins 6, 8, 12, 15, and 16
250
k
AC CHARACTERISTICS (VDD = 5V unless noted)
Input Frequency
27.000
MHz
Input Crystal Accuracy
±30
ppm
Frequency Error, all clocks
0
ppm
Output Clock Rise Time
0.8 to 2.0V
1.5
ns
Output Clock Fall Time
2.0 to 0.8V
1.5
ns
Output Clock Duty Cycle
At 1.4V
40
50
60
%
Maximum Absolute Jitter, short term
200
ps
Electrical Specifications
Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the
device. Prolonged exposure to levels above the operating limits but below the Absolute Maximums may
affect device reliability.
2. With AS1=AS0=BS1=BS0=VDD
External Components
The MK2722 requires a minimum number of external components for proper operation. Decoupling capacitors of
0.1F should be connected between VDD and GND (pins 4 and 5, 13 and 11), as close to the MK2722 as possible.
A series termination resistor of 33
may be used for each clock output. If a clock input is not used, a 27 MHz
fundamental mode crystal must be connected as close to the chip as possible. Crystal capacitors should be
connected from pins X1 to ground and X2 to ground. The value (in pF) of these crystal capacitors should be = (CL-
12)*2, where CL is the crystal load capacitance in pF. So for a crystal with 16pF load capacitance, the crystal
capacitors should be 8pF each.
相关PDF资料 |
PDF描述 |
|---|---|
| MK27273TR | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK27273TRLF | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK27273TR | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK27273TRLF | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK27273LF | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK2722-01STR | 制造商:ICS 制造商全称:ICS 功能描述:Sigma Designs Clock Source |
| MK2727 | 制造商:ICS 制造商全称:ICS 功能描述:Low Cost 27 MHz VCXO |
| MK2727S | 功能描述:IC VCXO/PLL CLK SYNTHESIZR 8SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MK2727SLF | 功能描述:IC VCXO/PLL CLK SYNTHESIZR 8SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| MK2727SLFTR | 功能描述:IC VCXO/PLL CLK SYNTHESIZR 8SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。