参数资料
型号: MM74HCT574WMX
厂商: Fairchild Semiconductor
文件页数: 1/9页
文件大小: 0K
描述: IC FLIP FLOP OCTAL D 3ST 20-SOIC
标准包装: 1
系列: 74HCT
功能: 标准
类型: D 型总线
输出类型: 三态非反相
元件数: 1
每个元件的位元数: 8
频率 - 时钟: 33MHz
延迟时间 - 传输: 18ns
触发器类型: 正边沿
输出电流高,低: 7.2mA,7.2mA
电源电压: 4.5 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 20-SOIC(0.295",7.50mm 宽)
包装: 标准包装
其它名称: MM74HCT574WMXDKR
2005 Fairchild Semiconductor Corporation
DS010627
www.fairchildsemi.com
February 1990
Revised May 2005
MM74HCT573
MM74HCT574
O
c
ta
lD-T
ype
Latc
h
3-ST
A
T
E
Oct
a
l
D-
T
ype
Fl
ip
-Fl
o
p
MM74HCT573 MM74HCT574
Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
General Description
The
MM74HCT573
octal
D-type
latches
and
MM74HCT574 octal D-type flip-flop advanced silicon-gate
CMOS technology, which provides the inherent benefits of
low power consumption and wide power supply range, but
are LS-TTL input and output characteristic and pin-out
compatible. The 3-STATE outputs are capable of driving 15
LS-TTL loads. All inputs are protected from damage due to
static discharge by internal diodes to VCC and ground.
When the MM74HCT573 Latch Enable input is HIGH, the
Q outputs will follow the D inputs. When the Latch Enable
goes LOW, data at the D inputs will be retained at the out-
puts until Latch Enable returns HIGH again. When a high
logic level is applied to the Output Control input, all outputs
go to a high impedance state, regardless of what signals
are present at the other inputs and the state of the storage
elements.
The MM74HCT574 are positive edge triggered flip-flops.
Data at the D inputs, meeting the setup and hold time
requirements, are transferred to the Q outputs on positive
going transitions of the Clock (CK) input. When a high logic
level is applied to the Output Control (OC) input, all outputs
go to a high impedance state, regardless of what signals
are present at the other inputs and the state of the storage
elements.
The MM74HCT devices are intended to interface between
TTL and NMOS components and standard CMOS devices.
These parts are also plug in replacements for LS-TTL
devices and can be used to reduce power consumption in
existing designs.
Features
s TTL input characteristic compatible
s Typical propagation delay: 18 ns
s Low input current: 1
PA maximum
s Low quiescent current: 80
PA maximum
s Compatible with bus-oriented systems
s Output drive capability: 15 LS-TTL loads
Ordering Codes:
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Order Number
Package Number
Package Description
MM74HCT573WM
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HCT573SJ
M20D
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT573MTC
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT573N
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74HCT574WM
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HCT574SJ
M20D
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT574MTC
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT574N
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
相关PDF资料
PDF描述
MM74HC374WMX IC FLIP FLOP OCT D 3-ST 20-SOIC
M85049/60-2G20W SHRINK BOOT ADAPTER SHELL SZ 20
M85049/51-1-20N STRAIN RLF 90 DEG 1.188-18 UNEF
M85049/51-1-20A STRAIN RLF 90 DEG 1.188-18 UNEF
V72A48M400BG3 CONVERTER MOD DC/DC 48V 400W
相关代理商/技术参数
参数描述
MM74HCT640 制造商:NSC 制造商全称:National Semiconductor 功能描述:Inverting Octal TRI-STATE Transceiver
MM74HCT640J 制造商:NSC 制造商全称:National Semiconductor 功能描述:Inverting Octal TRI-STATE Transceiver
MM74HCT640N 制造商:NSC 制造商全称:National Semiconductor 功能描述:Inverting Octal TRI-STATE Transceiver
MM74HCT640WM 制造商:Rochester Electronics LLC 功能描述:- Bulk
MM74HCT643 制造商:NSC 制造商全称:National Semiconductor 功能描述:Inverting Octal TRI-STATE Transceiver