- 您现在的位置：买卖IC网 > PDF目录80447 > MM908E624AYEW (FREESCALE SEMICONDUCTOR INC) 8-BIT, FLASH, 32 MHz, MICROCONTROLLER, PDSO54 PDF资料下载
参数资料
| 型号： | MM908E624AYEW |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 32 MHz, MICROCONTROLLER, PDSO54 |
| 封装： | 0.65 MM PITCH, ROHS COMPLIANT, SOIC-54 |
| 文件页数： | 18/39页 |
| 文件大小： | 702K |
| 代理商： | MM908E624AYEW |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
Analog Integrated Circuit Device Data
Freescale Semiconductor
25
908E624
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
LOGIC COMMANDS AND REGISTERS
908E624 SPI INTERFACE AND CONFIGURATION
The serial peripheral interface creates the communication
link between the microcontroller and the analog die of the
908E624.
The interface consists of four pins (see Figure 17):
SS—Slave Select
MOSI—Master-Out Slave-In
MISO—Master-In Slave-Out
SPSCK—Serial Clock
A complete data transfer via the SPI consists of 1 byte.
The master sends 8 bits of control information and the slave
replies with 8 bits of status data.
Figure 17. SPI Protocol
During the inactive phase of the SS (HIGH), the new data
transfer is prepared.
The falling edge of the SS indicates the start of a new data
transfer and puts the MISO in the low-impedance state and
latches the analog status data (Register read data).
With the rising edge of the SPI clock, SPSCK the data is
moved to MISO/MOSI pins. With the falling edge of the SPI
clock SPSCK the data is sampled by the Receiver.
The data transfer is only valid if exactly 8 sample clock
edges are present in the active (low) phase of SS.
The rising edge of the slave select SS indicates the end of
the transfer and latches the write data (MOSI) into the
register The SS high forces MISO to the high-impedance
state.
SPI REGISTER OVERVIEW
Table 7 summarizes the SPI Register bit meaning, reset
value, and bit reset condition.
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Register write data
Register read data
Rising edge of SPSCK
Change MISO/MOSI Output
Falling edge of SPSCK
Sample MISO/MOSI Input
Write data latch
SS
MOSI
MISO
SPSCK
Read data latch
相关PDF资料 |
PDF描述 |
|---|---|
| MK3724GILF | 73.728 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| MPC8555CVTAJDX | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA783 |
| MPC8555VTAJEX | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA783 |
| MPC5567MZQ132 | FLASH, 132 MHz, MICROCONTROLLER, PBGA324 |
| MPC5567MZQ80 | FLASH, 80 MHz, MICROCONTROLLER, PBGA324 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MM908E624AYEW/R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Triple High Side Switch with Embedded MCU and LIN Serial Communicationfor Relay Drivers |
| MM908E624AYEWR2 | 功能描述:开关 IC - 各种 TRIPLE HIGH SIDE SWITCH RoHS:否 制造商:Fairchild Semiconductor 开启电阻（最大值）: 电源电压-最大:4.4 V 电源电压-最小:2.5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:WLCSP-9 封装:Reel |
| MM908E624AYPEW | 功能描述:8位微控制器 -MCU 3 HIGH SIDE SWITCH RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E624AYPEWR2 | 功能描述:8位微控制器 -MCU 3 HIGH SIDE DRIVER RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E625 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half H-Bridge with Power Supply, Embedded MCU, and LIN Serial Communication |
发布紧急采购，3分钟左右您将得到回复。