参数资料
型号: MPC5200CVR466B
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 400 MHz, MICROPROCESSOR, PBGA272
封装: 27 X 27 MM, 1.27 MM PITCH, ROHS COMPLIANT, PLASTIC, BGA-272
文件页数: 9/72页
文件大小: 978K
代理商: MPC5200CVR466B
MPC5200B Data Sheet, Rev. 4
Freescale Semiconductor
17
2) The interrupt latency descriptions in the table above are related to non competitive, non masked but enabled external interrupt
sources. Take care of interrupt prioritization which may increase the latencies.
Because all external interrupt signals are synchronized into the internal processor bus clock domain, each of these signals has
to exceed a minimum pulse width of more than one IP_CLK cycle.
NOTES:
1) The frequency of the IP_CLK depends on the register settings in Clock Distribution Module. See the MPC5200B User’s Manual
(MPC5200BUM) for further information.
2) If the same interrupt occurs a second time while its interrupt service routine has not cleared the former one, the second
interrupt is not recognized at all.
Besides synchronization, prioritization, and mapping the latency of an external interrupt to the start of its associated interrupt
service routine also depends on the following conditions: To get a minimum interrupt service response time, it is recommended
to enable the instruction cache and set up the maximum core clock, XL bus, and IP bus frequencies (depending on board design
and programming). In addition, it is advisable to execute an interrupt handler, which has been implemented in assembly code.
1.3.6
SDRAM
1.3.6.1
Memory Interface Timing-Standard SDRAM Read Command
Table 17. Minimum Pulse Width for External Interrupts to be Recognized
Name
Min Pulse Width
Max Pulse Width
Reference Clock
SpecID
All external interrupts (IRQs, GPIOs)
> 1 clock cycle
IP_CLK
A4.22
Table 18. Standard SDRAM Memory Read Timing
Sym
Description
Min
Max
Units
SpecID
tmem_clk
MEM_CLK period
7.5
ns
A5.1
tvalid
Control Signals, Address and MBA Valid after
rising edge of MEM_CLK
—tmem_clk ×0.5 +0.4
ns
A5.2
thold
Control Signals, Address and MBA Hold after
rising edge of MEM_CLK
tmem_clk ×0.5
ns
A5.3
DMvalid
DQM valid after rising edge of MEM_CLK
tmem_clk ×0.25 + 0.4
ns
A5.4
DMhold
DQM hold after rising edge of MEM_CLK
tmem_clk ×0.25 – 0.7
—ns
A5.5
datasetup
MDQ setup to rising edge of MEM_CLK
0.3
ns
A5.6
datahold
MDQ hold after rising edge of MEM_CLK
0.2
ns
A5.7
相关PDF资料
PDF描述
MPC5200CVR466BR2 32-BIT, 400 MHz, MICROPROCESSOR, PBGA272
MPC5200VR400BR2 32-BIT, 400 MHz, MICROPROCESSOR, PBGA272
MPC5534MVF66 MICROCONTROLLER, PBGA208
MPC5534MZQ40 MICROCONTROLLER, PBGA324
MPC5534MZQ66 MICROCONTROLLER, PBGA324
相关代理商/技术参数
参数描述
MPC5200ID 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC5200 Hardware Specifications
MPC5200VR400 功能描述:微处理器 - MPU NO-PB COMM 5200 400MHZ RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC5200VR400B 功能描述:微处理器 - MPU HABANERO COMM PBFREE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC5200VR400BR2 功能描述:IC MPU 32BIT 400MHZ 272-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:MPC52xx 标准包装:1 系列:AVR® ATmega 核心处理器:AVR 芯体尺寸:8-位 速度:16MHz 连通性:I²C,SPI,UART/USART 外围设备:欠压检测/复位,POR,PWM,WDT 输入/输出数:32 程序存储器容量:32KB(16K x 16) 程序存储器类型:闪存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:44-TQFP 包装:剪切带 (CT) 其它名称:ATMEGA324P-B15AZCT
MPC52100J 功能描述:厚膜电阻器 - 透孔 RoHS:否 制造商:Caddock 电阻:27 kOhms 容差:1 % 功率额定值:8 W 温度系数:50 PPM / C 系列:MS 端接类型:Axial 电压额定值:2 kV 工作温度范围:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封装:Bulk