- 您现在的位置：买卖IC网 > PDF目录15742 > MPC5534EVB (Freescale Semiconductor)KIT EVALUATION MPC5534MZP80 PDF资料下载
参数资料
| 型号： | MPC5534EVB |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 52/60页 |
| 文件大小： | 0K |
| 描述： | KIT EVALUATION MPC5534MZP80 |
| 标准包装： | 1 |
| 类型： | 微控制器 |
| 适用于相关产品： | MPC5534 |
| 所含物品： | 评估板和演示软件 |
| 相关产品： | MPC5554MZP132R2-ND - IC MCU 2M FLASH 132MHZ 416-PBGA MPC5554MZP132-ND - IC MCU 2M FLASH 132MHZ 416-PBGA MPC5554MVR132R2-ND - IC MCU 2M FLASH 132MHZ 416-PBGA MPC5554MVR132-ND - IC MCU 2M FLASH 132MHZ 416-PBGA MPC5554AZP132-ND - IC MPU 2M FLASH 132MHZ 416-PBGA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页
MPC5534 Microcontroller Data Sheet, Rev. 6
Revision History for the MPC5534 Data Sheet
Freescale Semiconductor
56
Table 12, FMPLL Electrical Characteristics:
Spec 1, footnote 1 in column 2: ‘PLL reference frequency range’: Added that reads ‘Nominal crystal and external
reference values are worst-case not more than 1%. The device operates correctly if the frequency remains within
± 5% of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time.
The designer must thoroughly understand the drift margin of the source clock.‘
Spec 1, footnote 2 in column 1: Changed to: ‘The 8–20 MHz crystal or external reference values have PLLCFG[2]
pulled low’ and applies to spec 1, column 2, crystal reference and external reference.
Spec 21, column 2: Changed fref_crystal to fref in ICO frequency equation, and
added the same equation but substituted fref_ext for fref for the external reference clock, giving:
fico = [ fref_crystal (MFD + 4) ] (PREDIV + 1)
fico = [ fref_ext (MFD + 4) ] (PREDIV + 1)
Spec 21: Changed column 5 from ‘fSYS’ MHz’ to: ‘fMAX’.
Spec 22: Changed column 4, Max Value from fMAX to 20, and added footnote 17 to read, ‘Maximum value for
dual controller (1:1) mode is (fMAX 2) and the predivider set to 1 (FMPLL_SYNCR[PREDIV] = 0b001).’
Table 13, eQADC Conversion Specifications: Changed ‘(Operating)’ to ‘(TA = TL – TH)’ to the table title.
Table 14, Flash Program and Erase Specifications:
Added (TA = TL – TH) to the table title.
Spec 8, 128 KB block pre-program and erase time, Max column value from 15,000 to 7,500.
Moved footnote 1 from the table title to directly after the ‘Typical’ in the column 5 header.
Footnote 2: Changed from: ‘Initial factory condition:
100program/erase cycles, 25 oC, typical supply voltage,
80 MHz minimum system frequency.‘ To: ‘Initial factory condition:
100program/erase cycles, 25 oC, using a
typical supply voltage measured at a minimum system frequency of 80 MHz.’
Table 15, Flash EEPROM Module Life:
Replaced (Full Temperature Range) with (TA = TL – TH) in the table title.
Spec 1b, Min. column value changed from 10,000 to 1,000.
Table 16, FLash BIU Settings vs. Frequency of Operations:
‘Added footnote 1 to the end of the table title, The footnote reads: ‘Illegal combinations exist. Use entries from
the same row in this table.’
Moved footnote 2:’ For maximum flash performance, set to 0b11’ to the ‘DPFEN’ column header.
Deleted the x-refs in the ‘DPFEN’ column for the rows.
Created a x-ref for footnote 2 and inserted in the ‘IPFEN’ column header.
Deleted the x-refs in the ‘IPFEN’ column for the rows.
Added to the PFLIM binary values a leading 0 so that 0bxx became 0b0xx.
Moved footnote 3:’ For maximum flash performance, set to 0b110’ to the ‘PFLIM’ column header.
Deleted the x-refs in the ‘PFLIM’ column for the rows.
Moved footnote 4:’ For maximum flash performance, set to 0b1’ to the ‘BFEN’ column header.
Deleted the x-refs in the ‘BFEN’ column for the rows.
Added footnotes 4, 6, 7, and 8:
-- footnote 4
27 MHz parts allow for 25 MHz system clock + 2% frequency modulation (FM).
-- footnote 5
52 MHz parts allow for 50 MHz system clock + 2% FM.
-- footnote 6
77 MHz parts allow for 75 MHz system clock + 2% FM.
-- footnote 7
82 MHz parts allow for 80 MHz system clock + 2% FM.
Table 30. Table and Figure Changes Between Rev. 3.0 and 4.0 (continued)
Location
Description of Changes
相关PDF资料 |
PDF描述 |
|---|---|
| V300C36E75B3 | CONVERTER MOD DC/DC 36V 75W |
| GEC30DRXN-S734 | CONN EDGECARD 60POS DIP .100 SLD |
| AFK107M50F24T-F | CAP ALUM 100UF 50V 20% SMD |
| MAX6440UTLSVD3+T | IC BATTERY MON SNGL SOT23-6 |
| 9250A-221-RC | CHOKE RF MOLDED .22UH PHENOLIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC5534EVBE | 功能描述:开发板和工具包 - 其他处理器 MPC5534MZP80 EVAL RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| MPC5534EVBE | 制造商:Freescale Semiconductor 功能描述:MPC55xx Evaluation Board |
| MPC5534EVBGHS | 功能描述:开发软件 GREEN HILLS SW CONTENT M RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| MPC5534EVBISYS | 功能描述:开发软件 ISYSTEMS CONTENT MPC5534 RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| MPC5534MVF40 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。